From nobody Wed Dec 17 09:45:01 2025 Received: from mail-sh.amlogic.com (unknown [58.32.228.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A97E0811E6; Wed, 22 May 2024 08:27:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=58.32.228.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366463; cv=none; b=FcMBZ5iVNhT49R3Bt54fNO+awUuXWA6RpYhLEVVTDQ50p1H4s+N7D9TryoTEz0EDXzdCZVXuBcaRQ9OPyTema2uYyh5g7MjmZU6phH1tJ9SeDzyko1DOcQjlUIFnvYWZxgPTQFtccjafFx4zDIqSX6fxsk5WIcKh6mqkthIxt+Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366463; c=relaxed/simple; bh=vnBURd88BzQGdLsCt5oWszBO5nUaBcW/oA6W2AlAjMI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=NEoLVC9dVwqtoa7B34AzIdl2Jno7jWvGVXRCztBca9wxkPdxhbhbyNMQ3LCJhQdwqMjQ2u+4oN6FuklLPC0FktTHJMedwDg5mbn5DS9XZZTt/xiIPmcKizGseUS7xE7Vm+bCY8Zwa+6mm7NpHrJh6SJUlQwEdzkKUqWjyaG49QY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com; spf=pass smtp.mailfrom=amlogic.com; arc=none smtp.client-ip=58.32.228.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amlogic.com Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 22 May 2024 16:27:32 +0800 From: Xianwei Zhao To: , , , , CC: Neil Armstrong , Jerome Brunet , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Xianwei Zhao , Krzysztof Kozlowski , Chuan Liu Subject: [PATCH v9 1/5] dt-bindings: clock: add Amlogic C3 PLL clock controller Date: Wed, 22 May 2024 16:27:23 +0800 Message-ID: <20240522082727.3029656-2-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> References: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the PLL clock controller dt-bindings for Amlogic C3 SoC family. Reviewed-by: Krzysztof Kozlowski Co-developed-by: Chuan Liu Signed-off-by: Chuan Liu Signed-off-by: Xianwei Zhao --- .../bindings/clock/amlogic,c3-pll-clkc.yaml | 59 +++++++++++++++++++ .../dt-bindings/clock/amlogic,c3-pll-clkc.h | 40 +++++++++++++ 2 files changed, 99 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,c3-pll-= clkc.yaml create mode 100644 include/dt-bindings/clock/amlogic,c3-pll-clkc.h diff --git a/Documentation/devicetree/bindings/clock/amlogic,c3-pll-clkc.ya= ml b/Documentation/devicetree/bindings/clock/amlogic,c3-pll-clkc.yaml new file mode 100644 index 000000000000..43de3c6fc1cf --- /dev/null +++ b/Documentation/devicetree/bindings/clock/amlogic,c3-pll-clkc.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2022-2023 Amlogic, Inc. All rights reserved +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/amlogic,c3-pll-clkc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic C3 series PLL Clock Controller + +maintainers: + - Neil Armstrong + - Jerome Brunet + - Chuan Liu + - Xianwei Zhao + +properties: + compatible: + const: amlogic,c3-pll-clkc + + reg: + maxItems: 1 + + clocks: + items: + - description: input top pll + - description: input mclk pll + + clock-names: + items: + - const: top + - const: mclk + + "#clock-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - "#clock-cells" + +additionalProperties: false + +examples: + - | + apb { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@8000 { + compatible =3D "amlogic,c3-pll-clkc"; + reg =3D <0x0 0x8000 0x0 0x1a4>; + clocks =3D <&scmi_clk 2>, + <&scmi_clk 5>; + clock-names =3D "top", "mclk"; + #clock-cells =3D <1>; + }; + }; diff --git a/include/dt-bindings/clock/amlogic,c3-pll-clkc.h b/include/dt-b= indings/clock/amlogic,c3-pll-clkc.h new file mode 100644 index 000000000000..fcdc558715e8 --- /dev/null +++ b/include/dt-bindings/clock/amlogic,c3-pll-clkc.h @@ -0,0 +1,40 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright (c) 2023 Amlogic, Inc. All rights reserved. + * Author: Chuan Liu + */ + +#ifndef _DT_BINDINGS_CLOCK_AMLOGIC_C3_PLL_CLKC_H +#define _DT_BINDINGS_CLOCK_AMLOGIC_C3_PLL_CLKC_H + +#define CLKID_FCLK_50M_EN 0 +#define CLKID_FCLK_50M 1 +#define CLKID_FCLK_DIV2_DIV 2 +#define CLKID_FCLK_DIV2 3 +#define CLKID_FCLK_DIV2P5_DIV 4 +#define CLKID_FCLK_DIV2P5 5 +#define CLKID_FCLK_DIV3_DIV 6 +#define CLKID_FCLK_DIV3 7 +#define CLKID_FCLK_DIV4_DIV 8 +#define CLKID_FCLK_DIV4 9 +#define CLKID_FCLK_DIV5_DIV 10 +#define CLKID_FCLK_DIV5 11 +#define CLKID_FCLK_DIV7_DIV 12 +#define CLKID_FCLK_DIV7 13 +#define CLKID_GP0_PLL_DCO 14 +#define CLKID_GP0_PLL 15 +#define CLKID_HIFI_PLL_DCO 16 +#define CLKID_HIFI_PLL 17 +#define CLKID_MCLK_PLL_DCO 18 +#define CLKID_MCLK_PLL_OD 19 +#define CLKID_MCLK_PLL 20 +#define CLKID_MCLK0_SEL 21 +#define CLKID_MCLK0_SEL_EN 22 +#define CLKID_MCLK0_DIV 23 +#define CLKID_MCLK0 24 +#define CLKID_MCLK1_SEL 25 +#define CLKID_MCLK1_SEL_EN 26 +#define CLKID_MCLK1_DIV 27 +#define CLKID_MCLK1 28 + +#endif /* _DT_BINDINGS_CLOCK_AMLOGIC_C3_PLL_CLKC_H */ --=20 2.39.2 From nobody Wed Dec 17 09:45:01 2025 Received: from mail-sh.amlogic.com (unknown [58.32.228.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 86EF581727; Wed, 22 May 2024 08:27:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=58.32.228.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366465; cv=none; b=YmlbPOFheYQlplvrUTNNLGx+tOXCu4FZGcrkxSutdn3Q4ODLwGj/31dwDD7ZhwMcATL5VoLKruM/c93YIZPGT7PVnyZITMv49Nwd9snr6SJo0z47Ynul3xiWRz9wvAo0EhBh8seh8kq1jHEuoSDv6xuvDepQQOPnfgDbHnNzoS0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366465; c=relaxed/simple; bh=5BVnGHdYy8cEptPfnv17u1GRWICYR24sUcPYjqVduO4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Lf8WOOcawc8iwhaFZTxDU3YgU0BbGTDW7J0Pd6SjXuiS7q8k5qVpYM3JPzbLkB7dfkQA3z58pSfklO22NVZqaqsbTyu0F9HZT+Q8MBMVbc0OenCZ+ahIVs7U7uaBGSP/Cc/vog5O7Agu5z4NYq/9hX3AGFmelpaO1q2hVcGUGPc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com; spf=pass smtp.mailfrom=amlogic.com; arc=none smtp.client-ip=58.32.228.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amlogic.com Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 22 May 2024 16:27:34 +0800 From: Xianwei Zhao To: , , , , CC: Neil Armstrong , Jerome Brunet , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Xianwei Zhao , Chuan Liu Subject: [PATCH v9 2/5] dt-bindings: clock: add Amlogic C3 SCMI clock controller support Date: Wed, 22 May 2024 16:27:24 +0800 Message-ID: <20240522082727.3029656-3-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> References: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the SCMI clock controller dt-bindings for Amlogic C3 SoC family Acked-by: Rob Herring (Arm) Co-developed-by: Chuan Liu Signed-off-by: Chuan Liu Signed-off-by: Xianwei Zhao --- .../dt-bindings/clock/amlogic,c3-scmi-clkc.h | 27 +++++++++++++++++++ 1 file changed, 27 insertions(+) create mode 100644 include/dt-bindings/clock/amlogic,c3-scmi-clkc.h diff --git a/include/dt-bindings/clock/amlogic,c3-scmi-clkc.h b/include/dt-= bindings/clock/amlogic,c3-scmi-clkc.h new file mode 100644 index 000000000000..663c9b349275 --- /dev/null +++ b/include/dt-bindings/clock/amlogic,c3-scmi-clkc.h @@ -0,0 +1,27 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright (c) 2023 Amlogic, Inc. All rights reserved. + * Author: Chuan Liu + */ + +#ifndef __AMLOGIC_C3_SCMI_CLKC_H +#define __AMLOGIC_C3_SCMI_CLKC_H + +#define CLKID_DDR_PLL_OSC 0 +#define CLKID_DDR_PHY 1 +#define CLKID_TOP_PLL_OSC 2 +#define CLKID_USB_PLL_OSC 3 +#define CLKID_MIPIISP_VOUT 4 +#define CLKID_MCLK_PLL_OSC 5 +#define CLKID_USB_CTRL 6 +#define CLKID_ETH_PLL_OSC 7 +#define CLKID_OSC 8 +#define CLKID_SYS_CLK 9 +#define CLKID_AXI_CLK 10 +#define CLKID_CPU_CLK 11 +#define CLKID_FIXED_PLL_OSC 12 +#define CLKID_GP1_PLL_OSC 13 +#define CLKID_SYS_PLL_DIV16 14 +#define CLKID_CPU_CLK_DIV16 15 + +#endif /* __AMLOGIC_C3_SCMI_CLKC_H */ --=20 2.39.2 From nobody Wed Dec 17 09:45:01 2025 Received: from mail-sh.amlogic.com (unknown [58.32.228.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C64081AB5; Wed, 22 May 2024 08:27:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=58.32.228.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366467; cv=none; b=Ofpf/qiT4iW++/pThxp55ynTWTKsh2gn0O1k1XUEXH+nwCa+ZIB9ZHS/+l5hrgNK/CEYHqf1PzCzEZy5lFYsWeCsPcI5jyXuyiGstCXjlJLL5SxoZb7NgAK9f4ILqGGOOK2glTQFONr56wf4pvm6SDdZDUkcjcocOe05stihqt0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366467; c=relaxed/simple; bh=0tipdqjlI0qW8r1Fjehu/vzY1KA/2GtOnC8JgDVEygU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Q9wZ97ASR5fWf1ZpLtI+IpqxvFQTBn3KN8vlybr+FeNzI4Pnz6S7ORwOMj/CBT/Zfar4qqiMPEmfUmpeahBBpPo60HFJIKzKpQ9PeJMVRNpQgtDIYNZoolDhET1Pi6NvUYGI9gGnIPiGH9i4GKKX5pbwasYETleKnyhczzBF+74= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com; spf=pass smtp.mailfrom=amlogic.com; arc=none smtp.client-ip=58.32.228.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amlogic.com Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 22 May 2024 16:27:36 +0800 From: Xianwei Zhao To: , , , , CC: Neil Armstrong , Jerome Brunet , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Xianwei Zhao , Chuan Liu Subject: [PATCH v9 3/5] dt-bindings: clock: add Amlogic C3 peripherals clock controller Date: Wed, 22 May 2024 16:27:25 +0800 Message-ID: <20240522082727.3029656-4-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> References: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the peripherals clock controller dt-bindings for Amlogic C3 SoC family Reviewed-by: Rob Herring (Arm) Co-developed-by: Chuan Liu Signed-off-by: Chuan Liu Signed-off-by: Xianwei Zhao --- .../clock/amlogic,c3-peripherals-clkc.yaml | 120 ++++++++++ .../clock/amlogic,c3-peripherals-clkc.h | 212 ++++++++++++++++++ 2 files changed, 332 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,c3-peri= pherals-clkc.yaml create mode 100644 include/dt-bindings/clock/amlogic,c3-peripherals-clkc.h diff --git a/Documentation/devicetree/bindings/clock/amlogic,c3-peripherals= -clkc.yaml b/Documentation/devicetree/bindings/clock/amlogic,c3-peripherals= -clkc.yaml new file mode 100644 index 000000000000..98e30b8c0529 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/amlogic,c3-peripherals-clkc.y= aml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2022-2023 Amlogic, Inc. All rights reserved +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/amlogic,c3-peripherals-clkc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic C3 series Peripheral Clock Controller + +maintainers: + - Neil Armstrong + - Jerome Brunet + - Xianwei Zhao + - Chuan Liu + +properties: + compatible: + const: amlogic,c3-peripherals-clkc + + reg: + maxItems: 1 + + clocks: + minItems: 16 + items: + - description: input oscillator (usually at 24MHz) + - description: input oscillators multiplexer + - description: input fix pll + - description: input fclk div 2 + - description: input fclk div 2p5 + - description: input fclk div 3 + - description: input fclk div 4 + - description: input fclk div 5 + - description: input fclk div 7 + - description: input gp0 pll + - description: input gp1 pll + - description: input hifi pll + - description: input sys clk + - description: input axi clk + - description: input sys pll div 16 + - description: input cpu clk div 16 + - description: input pad clock for rtc clk (optional) + + clock-names: + minItems: 16 + items: + - const: xtal_24m + - const: oscin + - const: fix + - const: fdiv2 + - const: fdiv2p5 + - const: fdiv3 + - const: fdiv4 + - const: fdiv5 + - const: fdiv7 + - const: gp0 + - const: gp1 + - const: hifi + - const: sysclk + - const: axiclk + - const: sysplldiv16 + - const: cpudiv16 + - const: pad_osc + + "#clock-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - "#clock-cells" + +additionalProperties: false + +examples: + - | + apb { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@0 { + compatible =3D "amlogic,c3-peripherals-clkc"; + reg =3D <0x0 0x0 0x0 0x49c>; + #clock-cells =3D <1>; + clocks =3D <&xtal_24m>, + <&scmi_clk 8>, + <&scmi_clk 12>, + <&clkc_pll 3>, + <&clkc_pll 5>, + <&clkc_pll 7>, + <&clkc_pll 9>, + <&clkc_pll 11>, + <&clkc_pll 13>, + <&clkc_pll 15>, + <&scmi_clk 13>, + <&clkc_pll 17>, + <&scmi_clk 9>, + <&scmi_clk 10>, + <&scmi_clk 14>, + <&scmi_clk 15>; + clock-names =3D "xtal_24m", + "oscin", + "fix", + "fdiv2", + "fdiv2p5", + "fdiv3", + "fdiv4", + "fdiv5", + "fdiv7", + "gp0", + "gp1", + "hifi", + "sysclk", + "axiclk", + "sysplldiv16", + "cpudiv16"; + }; + }; diff --git a/include/dt-bindings/clock/amlogic,c3-peripherals-clkc.h b/incl= ude/dt-bindings/clock/amlogic,c3-peripherals-clkc.h new file mode 100644 index 000000000000..d115c741c255 --- /dev/null +++ b/include/dt-bindings/clock/amlogic,c3-peripherals-clkc.h @@ -0,0 +1,212 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright (c) 2023 Amlogic, Inc. All rights reserved. + * Author: Chuan Liu + */ + +#ifndef _DT_BINDINGS_CLOCK_AMLOGIC_C3_PERIPHERALS_CLKC_H +#define _DT_BINDINGS_CLOCK_AMLOGIC_C3_PERIPHERALS_CLKC_H + +#define CLKID_RTC_XTAL_CLKIN 0 +#define CLKID_RTC_32K_DIV 1 +#define CLKID_RTC_32K_MUX 2 +#define CLKID_RTC_32K 3 +#define CLKID_RTC_CLK 4 +#define CLKID_SYS_RESET_CTRL 5 +#define CLKID_SYS_PWR_CTRL 6 +#define CLKID_SYS_PAD_CTRL 7 +#define CLKID_SYS_CTRL 8 +#define CLKID_SYS_TS_PLL 9 +#define CLKID_SYS_DEV_ARB 10 +#define CLKID_SYS_MMC_PCLK 11 +#define CLKID_SYS_CPU_CTRL 12 +#define CLKID_SYS_JTAG_CTRL 13 +#define CLKID_SYS_IR_CTRL 14 +#define CLKID_SYS_IRQ_CTRL 15 +#define CLKID_SYS_MSR_CLK 16 +#define CLKID_SYS_ROM 17 +#define CLKID_SYS_UART_F 18 +#define CLKID_SYS_CPU_ARB 19 +#define CLKID_SYS_RSA 20 +#define CLKID_SYS_SAR_ADC 21 +#define CLKID_SYS_STARTUP 22 +#define CLKID_SYS_SECURE 23 +#define CLKID_SYS_SPIFC 24 +#define CLKID_SYS_NNA 25 +#define CLKID_SYS_ETH_MAC 26 +#define CLKID_SYS_GIC 27 +#define CLKID_SYS_RAMA 28 +#define CLKID_SYS_BIG_NIC 29 +#define CLKID_SYS_RAMB 30 +#define CLKID_SYS_AUDIO_PCLK 31 +#define CLKID_SYS_PWM_KL 32 +#define CLKID_SYS_PWM_IJ 33 +#define CLKID_SYS_USB 34 +#define CLKID_SYS_SD_EMMC_A 35 +#define CLKID_SYS_SD_EMMC_C 36 +#define CLKID_SYS_PWM_AB 37 +#define CLKID_SYS_PWM_CD 38 +#define CLKID_SYS_PWM_EF 39 +#define CLKID_SYS_PWM_GH 40 +#define CLKID_SYS_SPICC_1 41 +#define CLKID_SYS_SPICC_0 42 +#define CLKID_SYS_UART_A 43 +#define CLKID_SYS_UART_B 44 +#define CLKID_SYS_UART_C 45 +#define CLKID_SYS_UART_D 46 +#define CLKID_SYS_UART_E 47 +#define CLKID_SYS_I2C_M_A 48 +#define CLKID_SYS_I2C_M_B 49 +#define CLKID_SYS_I2C_M_C 50 +#define CLKID_SYS_I2C_M_D 51 +#define CLKID_SYS_I2S_S_A 52 +#define CLKID_SYS_RTC 53 +#define CLKID_SYS_GE2D 54 +#define CLKID_SYS_ISP 55 +#define CLKID_SYS_GPV_ISP_NIC 56 +#define CLKID_SYS_GPV_CVE_NIC 57 +#define CLKID_SYS_MIPI_DSI_HOST 58 +#define CLKID_SYS_MIPI_DSI_PHY 59 +#define CLKID_SYS_ETH_PHY 60 +#define CLKID_SYS_ACODEC 61 +#define CLKID_SYS_DWAP 62 +#define CLKID_SYS_DOS 63 +#define CLKID_SYS_CVE 64 +#define CLKID_SYS_VOUT 65 +#define CLKID_SYS_VC9000E 66 +#define CLKID_SYS_PWM_MN 67 +#define CLKID_SYS_SD_EMMC_B 68 +#define CLKID_AXI_SYS_NIC 69 +#define CLKID_AXI_ISP_NIC 70 +#define CLKID_AXI_CVE_NIC 71 +#define CLKID_AXI_RAMB 72 +#define CLKID_AXI_RAMA 73 +#define CLKID_AXI_CPU_DMC 74 +#define CLKID_AXI_NIC 75 +#define CLKID_AXI_DMA 76 +#define CLKID_AXI_MUX_NIC 77 +#define CLKID_AXI_CVE 78 +#define CLKID_AXI_DEV1_DMC 79 +#define CLKID_AXI_DEV0_DMC 80 +#define CLKID_AXI_DSP_DMC 81 +#define CLKID_12_24M_IN 82 +#define CLKID_12M_24M 83 +#define CLKID_FCLK_25M_DIV 84 +#define CLKID_FCLK_25M 85 +#define CLKID_GEN_SEL 86 +#define CLKID_GEN_DIV 87 +#define CLKID_GEN 88 +#define CLKID_SARADC_SEL 89 +#define CLKID_SARADC_DIV 90 +#define CLKID_SARADC 91 +#define CLKID_PWM_A_SEL 92 +#define CLKID_PWM_A_DIV 93 +#define CLKID_PWM_A 94 +#define CLKID_PWM_B_SEL 95 +#define CLKID_PWM_B_DIV 96 +#define CLKID_PWM_B 97 +#define CLKID_PWM_C_SEL 98 +#define CLKID_PWM_C_DIV 99 +#define CLKID_PWM_C 100 +#define CLKID_PWM_D_SEL 101 +#define CLKID_PWM_D_DIV 102 +#define CLKID_PWM_D 103 +#define CLKID_PWM_E_SEL 104 +#define CLKID_PWM_E_DIV 105 +#define CLKID_PWM_E 106 +#define CLKID_PWM_F_SEL 107 +#define CLKID_PWM_F_DIV 108 +#define CLKID_PWM_F 109 +#define CLKID_PWM_G_SEL 110 +#define CLKID_PWM_G_DIV 111 +#define CLKID_PWM_G 112 +#define CLKID_PWM_H_SEL 113 +#define CLKID_PWM_H_DIV 114 +#define CLKID_PWM_H 115 +#define CLKID_PWM_I_SEL 116 +#define CLKID_PWM_I_DIV 117 +#define CLKID_PWM_I 118 +#define CLKID_PWM_J_SEL 119 +#define CLKID_PWM_J_DIV 120 +#define CLKID_PWM_J 121 +#define CLKID_PWM_K_SEL 122 +#define CLKID_PWM_K_DIV 123 +#define CLKID_PWM_K 124 +#define CLKID_PWM_L_SEL 125 +#define CLKID_PWM_L_DIV 126 +#define CLKID_PWM_L 127 +#define CLKID_PWM_M_SEL 128 +#define CLKID_PWM_M_DIV 129 +#define CLKID_PWM_M 130 +#define CLKID_PWM_N_SEL 131 +#define CLKID_PWM_N_DIV 132 +#define CLKID_PWM_N 133 +#define CLKID_SPICC_A_SEL 134 +#define CLKID_SPICC_A_DIV 135 +#define CLKID_SPICC_A 136 +#define CLKID_SPICC_B_SEL 137 +#define CLKID_SPICC_B_DIV 138 +#define CLKID_SPICC_B 139 +#define CLKID_SPIFC_SEL 140 +#define CLKID_SPIFC_DIV 141 +#define CLKID_SPIFC 142 +#define CLKID_SD_EMMC_A_SEL 143 +#define CLKID_SD_EMMC_A_DIV 144 +#define CLKID_SD_EMMC_A 145 +#define CLKID_SD_EMMC_B_SEL 146 +#define CLKID_SD_EMMC_B_DIV 147 +#define CLKID_SD_EMMC_B 148 +#define CLKID_SD_EMMC_C_SEL 149 +#define CLKID_SD_EMMC_C_DIV 150 +#define CLKID_SD_EMMC_C 151 +#define CLKID_TS_DIV 152 +#define CLKID_TS 153 +#define CLKID_ETH_125M_DIV 154 +#define CLKID_ETH_125M 155 +#define CLKID_ETH_RMII_DIV 156 +#define CLKID_ETH_RMII 157 +#define CLKID_MIPI_DSI_MEAS_SEL 158 +#define CLKID_MIPI_DSI_MEAS_DIV 159 +#define CLKID_MIPI_DSI_MEAS 160 +#define CLKID_DSI_PHY_SEL 161 +#define CLKID_DSI_PHY_DIV 162 +#define CLKID_DSI_PHY 163 +#define CLKID_VOUT_MCLK_SEL 164 +#define CLKID_VOUT_MCLK_DIV 165 +#define CLKID_VOUT_MCLK 166 +#define CLKID_VOUT_ENC_SEL 167 +#define CLKID_VOUT_ENC_DIV 168 +#define CLKID_VOUT_ENC 169 +#define CLKID_HCODEC_0_SEL 170 +#define CLKID_HCODEC_0_DIV 171 +#define CLKID_HCODEC_0 172 +#define CLKID_HCODEC_1_SEL 173 +#define CLKID_HCODEC_1_DIV 174 +#define CLKID_HCODEC_1 175 +#define CLKID_HCODEC 176 +#define CLKID_VC9000E_ACLK_SEL 177 +#define CLKID_VC9000E_ACLK_DIV 178 +#define CLKID_VC9000E_ACLK 179 +#define CLKID_VC9000E_CORE_SEL 180 +#define CLKID_VC9000E_CORE_DIV 181 +#define CLKID_VC9000E_CORE 182 +#define CLKID_CSI_PHY0_SEL 183 +#define CLKID_CSI_PHY0_DIV 184 +#define CLKID_CSI_PHY0 185 +#define CLKID_DEWARPA_SEL 186 +#define CLKID_DEWARPA_DIV 187 +#define CLKID_DEWARPA 188 +#define CLKID_ISP0_SEL 189 +#define CLKID_ISP0_DIV 190 +#define CLKID_ISP0 191 +#define CLKID_NNA_CORE_SEL 192 +#define CLKID_NNA_CORE_DIV 193 +#define CLKID_NNA_CORE 194 +#define CLKID_GE2D_SEL 195 +#define CLKID_GE2D_DIV 196 +#define CLKID_GE2D 197 +#define CLKID_VAPB_SEL 198 +#define CLKID_VAPB_DIV 199 +#define CLKID_VAPB 200 + +#endif /* _DT_BINDINGS_CLOCK_AMLOGIC_C3_PERIPHERALS_CLKC_H */ --=20 2.39.2 From nobody Wed Dec 17 09:45:01 2025 Received: from mail-sh.amlogic.com (unknown [58.32.228.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78A3A823AF; Wed, 22 May 2024 08:27:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=58.32.228.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366469; cv=none; b=Y/rdehBRHVvkFBWoTlMdJ12akvUBupD0gdvkUwgzJ/faOYTRry0uePq8QIHRZLVKb6bI5qgHv/SbDTM43WKFjBFujU12MDKAc6jE7tH2lrqDeZ1uEyKTOJNY7xHM/VULEWtvhr4i+8YixS5D7/Yzr/bUlrcblcMYtFvl653PKIQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366469; c=relaxed/simple; bh=38V69h8fKUEgAtyEyXdEobiQae+03XcKVkvGo8PX6D8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=oRqdzhFJJbeqDW/GDWN7YhbB436lghEeFQAM8vCRZnSicpwx6jeyGkmWHUBI6qiqQSupzpIdEf4BelWtOfCHNAsKVYWSBFGwwBw1oUGrBiamLXUpEYa6I9e/WmnDBt+XmYL62D2oAb4B7z4swHSn8Mp/ExK7QUns7CbwiAb53RA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com; spf=pass smtp.mailfrom=amlogic.com; arc=none smtp.client-ip=58.32.228.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amlogic.com Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 22 May 2024 16:27:38 +0800 From: Xianwei Zhao To: , , , , CC: Neil Armstrong , Jerome Brunet , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Xianwei Zhao , Chuan Liu Subject: [PATCH v9 4/5] clk: meson: c3: add support for the C3 SoC PLL clock Date: Wed, 22 May 2024 16:27:26 +0800 Message-ID: <20240522082727.3029656-5-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> References: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the C3 PLL clock controller driver for the Amlogic C3 SoC family. Co-developed-by: Chuan Liu Signed-off-by: Chuan Liu Signed-off-by: Xianwei Zhao --- drivers/clk/meson/Kconfig | 13 + drivers/clk/meson/Makefile | 1 + drivers/clk/meson/c3-pll.c | 746 +++++++++++++++++++++++++++++++++++++ 3 files changed, 760 insertions(+) create mode 100644 drivers/clk/meson/c3-pll.c diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index 29ffd14d267b..31225695b7a3 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -128,6 +128,19 @@ config COMMON_CLK_A1_PERIPHERALS device, A1 SoC Family. Say Y if you want A1 Peripherals clock controller to work. =20 +config COMMON_CLK_C3_PLL + tristate "Amlogic C3 PLL clock controller" + depends on ARM64 + default y + select COMMON_CLK_MESON_REGMAP + select COMMON_CLK_MESON_PLL + select COMMON_CLK_MESON_CLKC_UTILS + imply COMMON_CLK_SCMI + help + Support for the PLL clock controller on Amlogic C302X and C308L devices, + AKA C3. Say Y if you want the board to work, because PLLs are the parent + of most peripherals. + config COMMON_CLK_G12A tristate "G12 and SM1 SoC clock controllers support" depends on ARM64 diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile index 9ee4b954c896..4420af628b31 100644 --- a/drivers/clk/meson/Makefile +++ b/drivers/clk/meson/Makefile @@ -19,6 +19,7 @@ obj-$(CONFIG_COMMON_CLK_AXG) +=3D axg.o axg-aoclk.o obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) +=3D axg-audio.o obj-$(CONFIG_COMMON_CLK_A1_PLL) +=3D a1-pll.o obj-$(CONFIG_COMMON_CLK_A1_PERIPHERALS) +=3D a1-peripherals.o +obj-$(CONFIG_COMMON_CLK_C3_PLL) +=3D c3-pll.o obj-$(CONFIG_COMMON_CLK_GXBB) +=3D gxbb.o gxbb-aoclk.o obj-$(CONFIG_COMMON_CLK_G12A) +=3D g12a.o g12a-aoclk.o obj-$(CONFIG_COMMON_CLK_MESON8B) +=3D meson8b.o meson8-ddr.o diff --git a/drivers/clk/meson/c3-pll.c b/drivers/clk/meson/c3-pll.c new file mode 100644 index 000000000000..74e11add165c --- /dev/null +++ b/drivers/clk/meson/c3-pll.c @@ -0,0 +1,746 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Amlogic C3 PLL Controller Driver + * + * Copyright (c) 2023 Amlogic, inc. + * Author: Chuan Liu + */ + +#include +#include +#include "clk-regmap.h" +#include "clk-pll.h" +#include "meson-clkc-utils.h" +#include + +#define ANACTRL_FIXPLL_CTRL4 0x50 +#define ANACTRL_GP0PLL_CTRL0 0x80 +#define ANACTRL_GP0PLL_CTRL1 0x84 +#define ANACTRL_GP0PLL_CTRL2 0x88 +#define ANACTRL_GP0PLL_CTRL3 0x8c +#define ANACTRL_GP0PLL_CTRL4 0x90 +#define ANACTRL_GP0PLL_CTRL5 0x94 +#define ANACTRL_GP0PLL_CTRL6 0x98 +#define ANACTRL_HIFIPLL_CTRL0 0x100 +#define ANACTRL_HIFIPLL_CTRL1 0x104 +#define ANACTRL_HIFIPLL_CTRL2 0x108 +#define ANACTRL_HIFIPLL_CTRL3 0x10c +#define ANACTRL_HIFIPLL_CTRL4 0x110 +#define ANACTRL_HIFIPLL_CTRL5 0x114 +#define ANACTRL_HIFIPLL_CTRL6 0x118 +#define ANACTRL_MPLL_CTRL0 0x180 +#define ANACTRL_MPLL_CTRL1 0x184 +#define ANACTRL_MPLL_CTRL2 0x188 +#define ANACTRL_MPLL_CTRL3 0x18c +#define ANACTRL_MPLL_CTRL4 0x190 + +static struct clk_regmap fclk_50m_en =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 0, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_50m_en", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_50m =3D { + .mult =3D 1, + .div =3D 40, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_50m", + .ops =3D &clk_fixed_factor_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_50m_en.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div2_div =3D { + .mult =3D 1, + .div =3D 2, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div2_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div2 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 24, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div2", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div2_div.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div2p5_div =3D { + .mult =3D 2, + .div =3D 5, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div2p5_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div2p5 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 4, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div2p5", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div2p5_div.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div3_div =3D { + .mult =3D 1, + .div =3D 3, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div3_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div3 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 20, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div3", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div3_div.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div4_div =3D { + .mult =3D 1, + .div =3D 4, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div4_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div4 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 21, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div4", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div4_div.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div5_div =3D { + .mult =3D 1, + .div =3D 5, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div5_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div5 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 22, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div5", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div5_div.hw + }, + .num_parents =3D 1, + }, +}; + +static struct clk_fixed_factor fclk_div7_div =3D { + .mult =3D 1, + .div =3D 7, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div7_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix" + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_div7 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_FIXPLL_CTRL4, + .bit_idx =3D 23, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_div7", + .ops =3D &clk_regmap_gate_ro_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_div7_div.hw + }, + .num_parents =3D 1, + }, +}; + +static const struct reg_sequence c3_gp0_init_regs[] =3D { + { .reg =3D ANACTRL_GP0PLL_CTRL2, .def =3D 0x0 }, + { .reg =3D ANACTRL_GP0PLL_CTRL3, .def =3D 0x48681c00 }, + { .reg =3D ANACTRL_GP0PLL_CTRL4, .def =3D 0x88770290 }, + { .reg =3D ANACTRL_GP0PLL_CTRL5, .def =3D 0x3927200a }, + { .reg =3D ANACTRL_GP0PLL_CTRL6, .def =3D 0x56540000 }, +}; + +static const struct pll_mult_range c3_gp0_pll_mult_range =3D { + .min =3D 125, + .max =3D 250, +}; + +static struct clk_regmap gp0_pll_dco =3D { + .data =3D &(struct meson_clk_pll_data) { + .en =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 28, + .width =3D 1, + }, + .m =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 0, + .width =3D 9, + }, + .frac =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL1, + .shift =3D 0, + .width =3D 19, + }, + .n =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 10, + .width =3D 5, + }, + .l =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 31, + .width =3D 1, + }, + .rst =3D { + .reg_off =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 29, + .width =3D 1, + }, + .range =3D &c3_gp0_pll_mult_range, + .init_regs =3D c3_gp0_init_regs, + .init_count =3D ARRAY_SIZE(c3_gp0_init_regs), + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "gp0_pll_dco", + .ops =3D &meson_clk_pll_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "top", + }, + .num_parents =3D 1, + }, +}; + +/* The maximum frequency divider supports is 32, not 128(2^7) */ +static const struct clk_div_table c3_gp0_pll_od_table[] =3D { + { 0, 1 }, + { 1, 2 }, + { 2, 4 }, + { 3, 8 }, + { 4, 16 }, + { 5, 32 }, + { /* sentinel */ } +}; + +static struct clk_regmap gp0_pll =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_GP0PLL_CTRL0, + .shift =3D 16, + .width =3D 3, + .table =3D c3_gp0_pll_od_table, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "gp0_pll", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &gp0_pll_dco.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct reg_sequence c3_hifi_init_regs[] =3D { + { .reg =3D ANACTRL_HIFIPLL_CTRL2, .def =3D 0x0 }, + { .reg =3D ANACTRL_HIFIPLL_CTRL3, .def =3D 0x6a285c00 }, + { .reg =3D ANACTRL_HIFIPLL_CTRL4, .def =3D 0x65771290 }, + { .reg =3D ANACTRL_HIFIPLL_CTRL5, .def =3D 0x3927200a }, + { .reg =3D ANACTRL_HIFIPLL_CTRL6, .def =3D 0x56540000 }, +}; + +static struct clk_regmap hifi_pll_dco =3D { + .data =3D &(struct meson_clk_pll_data) { + .en =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 28, + .width =3D 1, + }, + .m =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 0, + .width =3D 8, + }, + .frac =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL1, + .shift =3D 0, + .width =3D 19, + }, + .n =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 10, + .width =3D 5, + }, + .l =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 31, + .width =3D 1, + }, + .rst =3D { + .reg_off =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 29, + .width =3D 1, + }, + .range =3D &c3_gp0_pll_mult_range, + .init_regs =3D c3_hifi_init_regs, + .init_count =3D ARRAY_SIZE(c3_hifi_init_regs), + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hifi_pll_dco", + .ops =3D &meson_clk_pll_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "top", + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap hifi_pll =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_HIFIPLL_CTRL0, + .shift =3D 16, + .width =3D 2, + .flags =3D CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hifi_pll", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &hifi_pll_dco.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct reg_sequence c3_mclk_init_regs[] =3D { + { .reg =3D ANACTRL_MPLL_CTRL1, .def =3D 0x1420500f }, + { .reg =3D ANACTRL_MPLL_CTRL2, .def =3D 0x00023041 }, + { .reg =3D ANACTRL_MPLL_CTRL3, .def =3D 0x18180000 }, + { .reg =3D ANACTRL_MPLL_CTRL2, .def =3D 0x00023001 } +}; + +static const struct pll_mult_range c3_mclk_pll_mult_range =3D { + .min =3D 67, + .max =3D 133, +}; + +static struct clk_regmap mclk_pll_dco =3D { + .data =3D &(struct meson_clk_pll_data) { + .en =3D { + .reg_off =3D ANACTRL_MPLL_CTRL0, + .shift =3D 28, + .width =3D 1, + }, + .m =3D { + .reg_off =3D ANACTRL_MPLL_CTRL0, + .shift =3D 0, + .width =3D 8, + }, + .n =3D { + .reg_off =3D ANACTRL_MPLL_CTRL0, + .shift =3D 16, + .width =3D 5, + }, + .l =3D { + .reg_off =3D ANACTRL_MPLL_CTRL0, + .shift =3D 31, + .width =3D 1, + }, + .rst =3D { + .reg_off =3D ANACTRL_MPLL_CTRL0, + .shift =3D 29, + .width =3D 1, + }, + .range =3D &c3_mclk_pll_mult_range, + .init_regs =3D c3_mclk_init_regs, + .init_count =3D ARRAY_SIZE(c3_mclk_init_regs), + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk_pll_dco", + .ops =3D &meson_clk_pll_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "mclk", + }, + .num_parents =3D 1, + }, +}; + +static const struct clk_div_table c3_mpll_od_table[] =3D { + { 0, 1 }, + { 1, 2 }, + { 2, 4 }, + { 3, 8 }, + { 4, 16 }, + { /* sentinel */ } +}; + +static struct clk_regmap mclk_pll_od =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_MPLL_CTRL0, + .shift =3D 12, + .width =3D 3, + .table =3D c3_mpll_od_table, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk_pll_od", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk_pll_dco.hw }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +/* both value 0 and 1 gives divide the input rate by one */ +static struct clk_regmap mclk_pll =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .shift =3D 16, + .width =3D 5, + .flags =3D CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk_pll", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk_pll_od.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data mclk_parent[] =3D { + { .hw =3D &mclk_pll.hw }, + { .fw_name =3D "mclk" }, + { .hw =3D &fclk_50m.hw } +}; + +static struct clk_regmap mclk0_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .mask =3D 0x3, + .shift =3D 4, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk0_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D mclk_parent, + .num_parents =3D ARRAY_SIZE(mclk_parent), + }, +}; + +static struct clk_regmap mclk0_div_en =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .bit_idx =3D 1, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk0_div_en", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk0_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mclk0_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .shift =3D 2, + .width =3D 1, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk0_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk0_div_en.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mclk0 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .bit_idx =3D 0, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk0", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk0_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mclk1_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .mask =3D 0x3, + .shift =3D 12, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk1_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D mclk_parent, + .num_parents =3D ARRAY_SIZE(mclk_parent), + }, +}; + +static struct clk_regmap mclk1_div_en =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .bit_idx =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk1_div_en", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk1_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mclk1_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .shift =3D 10, + .width =3D 1, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk1_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk1_div_en.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mclk1 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ANACTRL_MPLL_CTRL4, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mclk1", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mclk1_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_hw *c3_pll_hw_clks[] =3D { + [CLKID_FCLK_50M_EN] =3D &fclk_50m_en.hw, + [CLKID_FCLK_50M] =3D &fclk_50m.hw, + [CLKID_FCLK_DIV2_DIV] =3D &fclk_div2_div.hw, + [CLKID_FCLK_DIV2] =3D &fclk_div2.hw, + [CLKID_FCLK_DIV2P5_DIV] =3D &fclk_div2p5_div.hw, + [CLKID_FCLK_DIV2P5] =3D &fclk_div2p5.hw, + [CLKID_FCLK_DIV3_DIV] =3D &fclk_div3_div.hw, + [CLKID_FCLK_DIV3] =3D &fclk_div3.hw, + [CLKID_FCLK_DIV4_DIV] =3D &fclk_div4_div.hw, + [CLKID_FCLK_DIV4] =3D &fclk_div4.hw, + [CLKID_FCLK_DIV5_DIV] =3D &fclk_div5_div.hw, + [CLKID_FCLK_DIV5] =3D &fclk_div5.hw, + [CLKID_FCLK_DIV7_DIV] =3D &fclk_div7_div.hw, + [CLKID_FCLK_DIV7] =3D &fclk_div7.hw, + [CLKID_GP0_PLL_DCO] =3D &gp0_pll_dco.hw, + [CLKID_GP0_PLL] =3D &gp0_pll.hw, + [CLKID_HIFI_PLL_DCO] =3D &hifi_pll_dco.hw, + [CLKID_HIFI_PLL] =3D &hifi_pll.hw, + [CLKID_MCLK_PLL_DCO] =3D &mclk_pll_dco.hw, + [CLKID_MCLK_PLL_OD] =3D &mclk_pll_od.hw, + [CLKID_MCLK_PLL] =3D &mclk_pll.hw, + [CLKID_MCLK0_SEL] =3D &mclk0_sel.hw, + [CLKID_MCLK0_SEL_EN] =3D &mclk0_div_en.hw, + [CLKID_MCLK0_DIV] =3D &mclk0_div.hw, + [CLKID_MCLK0] =3D &mclk0.hw, + [CLKID_MCLK1_SEL] =3D &mclk1_sel.hw, + [CLKID_MCLK1_SEL_EN] =3D &mclk1_div_en.hw, + [CLKID_MCLK1_DIV] =3D &mclk1_div.hw, + [CLKID_MCLK1] =3D &mclk1.hw +}; + +/* Convenience table to populate regmap in .probe */ +static struct clk_regmap *const c3_pll_clk_regmaps[] =3D { + &fclk_50m_en, + &fclk_div2, + &fclk_div2p5, + &fclk_div3, + &fclk_div4, + &fclk_div5, + &fclk_div7, + &gp0_pll_dco, + &gp0_pll, + &hifi_pll_dco, + &hifi_pll, + &mclk_pll_dco, + &mclk_pll_od, + &mclk_pll, + &mclk0_sel, + &mclk0_div_en, + &mclk0_div, + &mclk0, + &mclk1_sel, + &mclk1_div_en, + &mclk1_div, + &mclk1, +}; + +static struct regmap_config clkc_regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .max_register =3D ANACTRL_MPLL_CTRL4, +}; + +static struct meson_clk_hw_data c3_pll_clks =3D { + .hws =3D c3_pll_hw_clks, + .num =3D ARRAY_SIZE(c3_pll_hw_clks), +}; + +static int aml_c3_pll_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct regmap *regmap; + void __iomem *base; + int clkid, ret, i; + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + regmap =3D devm_regmap_init_mmio(dev, base, &clkc_regmap_config); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + /* Populate regmap for the regmap backed clocks */ + for (i =3D 0; i < ARRAY_SIZE(c3_pll_clk_regmaps); i++) + c3_pll_clk_regmaps[i]->map =3D regmap; + + for (clkid =3D 0; clkid < c3_pll_clks.num; clkid++) { + /* array might be sparse */ + if (!c3_pll_clks.hws[clkid]) + continue; + + ret =3D devm_clk_hw_register(dev, c3_pll_clks.hws[clkid]); + if (ret) { + dev_err(dev, "Clock registration failed\n"); + return ret; + } + } + + return devm_of_clk_add_hw_provider(dev, meson_clk_hw_get, + &c3_pll_clks); +} + +static const struct of_device_id c3_pll_clkc_match_table[] =3D { + { + .compatible =3D "amlogic,c3-pll-clkc", + }, + {} +}; +MODULE_DEVICE_TABLE(of, c3_pll_clkc_match_table); + +static struct platform_driver c3_pll_driver =3D { + .probe =3D aml_c3_pll_probe, + .driver =3D { + .name =3D "c3-pll-clkc", + .of_match_table =3D c3_pll_clkc_match_table, + }, +}; + +module_platform_driver(c3_pll_driver); +MODULE_AUTHOR("Chuan Liu "); +MODULE_LICENSE("GPL"); --=20 2.39.2 From nobody Wed Dec 17 09:45:01 2025 Received: from mail-sh.amlogic.com (unknown [58.32.228.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB584182DB; Wed, 22 May 2024 08:29:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=58.32.228.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366595; cv=none; b=MTktyL4p4tRE1dfxJPiZhVb1h4DBbqBBMXrleufTDNV+2ohEB9YXRNI0R5867GbBy7OJg/3npVojh4R9ZQ5orntFmWW3C3Vfhs4JC3sPT2gsLfqnvK+xdMz70Ay326VMcej1v8cnSJx+cR36i5rUS1/Z2WYG+MfR6GDlg7Rq184= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716366595; c=relaxed/simple; bh=+JNy3v45AR+oxVqlYUawI4WJWeCNxzn+waAKEHzg0r0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=oMEww2AMs+EfmQd3IE7+RET6KYCY58dJxRel7ixsirRPrJ0apYQIsxPPrxkF7m30Hs//i9NKfv0AZbWoYim6lrqF3TX2BLikWry87yGXQmZW3dk+2TsAbdQMC8TKz4NbQ32JyZTLhJvhjb3lIn7nIA6GNUexHbxOO/bduTlqZGU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com; spf=pass smtp.mailfrom=amlogic.com; arc=none smtp.client-ip=58.32.228.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amlogic.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amlogic.com Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 22 May 2024 16:29:48 +0800 From: Xianwei Zhao To: , , , , CC: Neil Armstrong , Jerome Brunet , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Xianwei Zhao , Chuan Liu Subject: [PATCH v9 5/5] clk: meson: c3: add c3 clock peripherals controller driver Date: Wed, 22 May 2024 16:27:27 +0800 Message-ID: <20240522082727.3029656-6-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> References: <20240522082727.3029656-1-xianwei.zhao@amlogic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the C3 peripherals clock controller driver in the C3 SoC family. Co-developed-by: Chuan Liu Signed-off-by: Chuan Liu Signed-off-by: Xianwei Zhao --- drivers/clk/meson/Kconfig | 14 + drivers/clk/meson/Makefile | 1 + drivers/clk/meson/c3-peripherals.c | 2365 ++++++++++++++++++++++++++++ 3 files changed, 2380 insertions(+) create mode 100644 drivers/clk/meson/c3-peripherals.c diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index 31225695b7a3..c48ff6080381 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -141,6 +141,20 @@ config COMMON_CLK_C3_PLL AKA C3. Say Y if you want the board to work, because PLLs are the parent of most peripherals. =20 +config COMMON_CLK_C3_PERIPHERALS + tristate "Amlogic C3 peripherals clock controller" + depends on ARM64 + default y + select COMMON_CLK_MESON_REGMAP + select COMMON_CLK_MESON_DUALDIV + imply COMMON_CLK_SCMI + imply COMMON_CLK_C3_PLL + select COMMON_CLK_MESON_CLKC_UTILS + help + Support for the Peripherals clock controller on Amlogic C302X and + C308L devices, AKA C3. Say Y if you want the peripherals clock to + work. + config COMMON_CLK_G12A tristate "G12 and SM1 SoC clock controllers support" depends on ARM64 diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile index 4420af628b31..20ad9482c892 100644 --- a/drivers/clk/meson/Makefile +++ b/drivers/clk/meson/Makefile @@ -20,6 +20,7 @@ obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) +=3D axg-audio.o obj-$(CONFIG_COMMON_CLK_A1_PLL) +=3D a1-pll.o obj-$(CONFIG_COMMON_CLK_A1_PERIPHERALS) +=3D a1-peripherals.o obj-$(CONFIG_COMMON_CLK_C3_PLL) +=3D c3-pll.o +obj-$(CONFIG_COMMON_CLK_C3_PERIPHERALS) +=3D c3-peripherals.o obj-$(CONFIG_COMMON_CLK_GXBB) +=3D gxbb.o gxbb-aoclk.o obj-$(CONFIG_COMMON_CLK_G12A) +=3D g12a.o g12a-aoclk.o obj-$(CONFIG_COMMON_CLK_MESON8B) +=3D meson8b.o meson8-ddr.o diff --git a/drivers/clk/meson/c3-peripherals.c b/drivers/clk/meson/c3-peri= pherals.c new file mode 100644 index 000000000000..b786d8ff9be0 --- /dev/null +++ b/drivers/clk/meson/c3-peripherals.c @@ -0,0 +1,2365 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Amlogic C3 Peripherals Clock Controller Driver + * + * Copyright (c) 2023 Amlogic, inc. + * Author: Chuan Liu + */ + +#include +#include +#include "clk-regmap.h" +#include "clk-dualdiv.h" +#include "meson-clkc-utils.h" +#include + +#define RTC_BY_OSCIN_CTRL0 0x8 +#define RTC_BY_OSCIN_CTRL1 0xc +#define RTC_CTRL 0x10 +#define SYS_CLK_EN0_REG0 0x44 +#define SYS_CLK_EN0_REG1 0x48 +#define SYS_CLK_EN0_REG2 0x4c +#define CLK12_24_CTRL 0xa8 +#define AXI_CLK_EN0 0xac +#define VDIN_MEAS_CLK_CTRL 0xf8 +#define VAPB_CLK_CTRL 0xfc +#define MIPIDSI_PHY_CLK_CTRL 0x104 +#define GE2D_CLK_CTRL 0x10c +#define ISP0_CLK_CTRL 0x110 +#define DEWARPA_CLK_CTRL 0x114 +#define VOUTENC_CLK_CTRL 0x118 +#define VDEC_CLK_CTRL 0x140 +#define VDEC3_CLK_CTRL 0x148 +#define TS_CLK_CTRL 0x158 +#define ETH_CLK_CTRL 0x164 +#define NAND_CLK_CTRL 0x168 +#define SD_EMMC_CLK_CTRL 0x16c +#define SPICC_CLK_CTRL 0x174 +#define GEN_CLK_CTRL 0x178 +#define SAR_CLK_CTRL0 0x17c +#define PWM_CLK_AB_CTRL 0x180 +#define PWM_CLK_CD_CTRL 0x184 +#define PWM_CLK_EF_CTRL 0x188 +#define PWM_CLK_GH_CTRL 0x18c +#define PWM_CLK_IJ_CTRL 0x190 +#define PWM_CLK_KL_CTRL 0x194 +#define PWM_CLK_MN_CTRL 0x198 +#define VC9000E_CLK_CTRL 0x19c +#define SPIFC_CLK_CTRL 0x1a0 +#define NNA_CLK_CTRL 0x220 + +static struct clk_regmap rtc_xtal_clkin =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D RTC_BY_OSCIN_CTRL0, + .bit_idx =3D 31, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "rtc_xtal_clkin", + .ops =3D &clk_regmap_gate_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "oscin", + }, + .num_parents =3D 1, + }, +}; + +static const struct meson_clk_dualdiv_param rtc_32k_div_table[] =3D { + { 733, 732, 8, 11, 1 }, + { /* sentinel */ } +}; + +static struct clk_regmap rtc_32k_div =3D { + .data =3D &(struct meson_clk_dualdiv_data) { + .n1 =3D { + .reg_off =3D RTC_BY_OSCIN_CTRL0, + .shift =3D 0, + .width =3D 12, + }, + .n2 =3D { + .reg_off =3D RTC_BY_OSCIN_CTRL0, + .shift =3D 12, + .width =3D 12, + }, + .m1 =3D { + .reg_off =3D RTC_BY_OSCIN_CTRL1, + .shift =3D 0, + .width =3D 12, + }, + .m2 =3D { + .reg_off =3D RTC_BY_OSCIN_CTRL1, + .shift =3D 12, + .width =3D 12, + }, + .dual =3D { + .reg_off =3D RTC_BY_OSCIN_CTRL0, + .shift =3D 28, + .width =3D 1, + }, + .table =3D rtc_32k_div_table, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "rtc_32k_div", + .ops =3D &meson_clk_dualdiv_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &rtc_xtal_clkin.hw + }, + .num_parents =3D 1, + }, +}; + +static const struct clk_parent_data rtc_32k_mux_parent_data[] =3D { + { .hw =3D &rtc_32k_div.hw }, + { .hw =3D &rtc_xtal_clkin.hw } +}; + +static struct clk_regmap rtc_32k_mux =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D RTC_BY_OSCIN_CTRL1, + .mask =3D 0x1, + .shift =3D 24, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "rtc_32k_mux", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D rtc_32k_mux_parent_data, + .num_parents =3D ARRAY_SIZE(rtc_32k_mux_parent_data), + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap rtc_32k =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D RTC_BY_OSCIN_CTRL0, + .bit_idx =3D 30, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "rtc_32k", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &rtc_32k_mux.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data rtc_clk_mux_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .hw =3D &rtc_32k.hw }, + { .fw_name =3D "pad_osc" } +}; + +static struct clk_regmap rtc_clk =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D RTC_CTRL, + .mask =3D 0x3, + .shift =3D 0, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "rtc_clk", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D rtc_clk_mux_parent_data, + .num_parents =3D ARRAY_SIZE(rtc_clk_mux_parent_data), + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +#define C3_CLK_GATE(_name, _reg, _bit, _fw_name, _ops, _flags) \ +struct clk_regmap _name =3D { \ + .data =3D &(struct clk_regmap_gate_data){ \ + .offset =3D (_reg), \ + .bit_idx =3D (_bit), \ + }, \ + .hw.init =3D &(struct clk_init_data) { \ + .name =3D #_name, \ + .ops =3D _ops, \ + .parent_data =3D &(const struct clk_parent_data) { \ + .fw_name =3D #_fw_name, \ + }, \ + .num_parents =3D 1, \ + .flags =3D (_flags), \ + }, \ +} + +#define C3_SYS_GATE(_name, _reg, _bit, _flags) \ + C3_CLK_GATE(_name, _reg, _bit, sysclk, \ + &clk_regmap_gate_ops, _flags) + +#define C3_SYS_GATE_RO(_name, _reg, _bit) \ + C3_CLK_GATE(_name, _reg, _bit, sysclk, \ + &clk_regmap_gate_ro_ops, 0) + +static C3_SYS_GATE(sys_reset_ctrl, SYS_CLK_EN0_REG0, 1, 0); +static C3_SYS_GATE(sys_pwr_ctrl, SYS_CLK_EN0_REG0, 3, 0); +static C3_SYS_GATE(sys_pad_ctrl, SYS_CLK_EN0_REG0, 4, 0); +static C3_SYS_GATE(sys_ctrl, SYS_CLK_EN0_REG0, 5, 0); +static C3_SYS_GATE(sys_ts_pll, SYS_CLK_EN0_REG0, 6, 0); + +/* + * NOTE: sys_dev_arb provides the clock to the ETH and SPICC arbiters that + * access the AXI bus. + */ +static C3_SYS_GATE(sys_dev_arb, SYS_CLK_EN0_REG0, 7, 0); + +/* + * FIXME: sys_mmc_pclk provides the clock for the DDR PHY, DDR will only be + * initialized in bl2, and this clock should not be touched in linux. + */ +static C3_SYS_GATE_RO(sys_mmc_pclk, SYS_CLK_EN0_REG0, 8); + +/* + * NOTE: sys_cpu_ctrl provides the clock for CPU controller. After clock is + * disabled, cpu_clk and other key CPU-related configurations cannot take = effect. + */ +static C3_SYS_GATE(sys_cpu_ctrl, SYS_CLK_EN0_REG0, 11, CLK_IS_CRITICAL); +static C3_SYS_GATE(sys_jtag_ctrl, SYS_CLK_EN0_REG0, 12, 0); +static C3_SYS_GATE(sys_ir_ctrl, SYS_CLK_EN0_REG0, 13, 0); + +/* + * NOTE: sys_irq_ctrl provides the clock for IRQ controller. The IRQ contr= oller + * collects and distributes the interrupt signal to the GIC, PWR_CTRL, and + * AOCPU. If the clock is disabled, interrupt-related functions will occur= s an + * exception. + */ +static C3_SYS_GATE(sys_irq_ctrl, SYS_CLK_EN0_REG0, 14, CLK_IS_CRITICAL); +static C3_SYS_GATE(sys_msr_clk, SYS_CLK_EN0_REG0, 15, 0); +static C3_SYS_GATE(sys_rom, SYS_CLK_EN0_REG0, 16, 0); +static C3_SYS_GATE(sys_uart_f, SYS_CLK_EN0_REG0, 17, 0); +static C3_SYS_GATE(sys_cpu_apb, SYS_CLK_EN0_REG0, 18, 0); +static C3_SYS_GATE(sys_rsa, SYS_CLK_EN0_REG0, 19, 0); +static C3_SYS_GATE(sys_sar_adc, SYS_CLK_EN0_REG0, 20, 0); +static C3_SYS_GATE(sys_startup, SYS_CLK_EN0_REG0, 21, 0); +static C3_SYS_GATE(sys_secure, SYS_CLK_EN0_REG0, 22, 0); +static C3_SYS_GATE(sys_spifc, SYS_CLK_EN0_REG0, 23, 0); +static C3_SYS_GATE(sys_nna, SYS_CLK_EN0_REG0, 25, 0); +static C3_SYS_GATE(sys_eth_mac, SYS_CLK_EN0_REG0, 26, 0); + +/* + * FIXME: sys_gic provides the clock for GIC(Generic Interrupt Controller). + * After clock is disabled, The GIC cannot work properly. At present, the = driver + * used by our GIC is the public driver in kernel, and there is no managem= ent + * clock in the driver. + */ +static C3_SYS_GATE(sys_gic, SYS_CLK_EN0_REG0, 27, CLK_IS_CRITICAL); +static C3_SYS_GATE(sys_rama, SYS_CLK_EN0_REG0, 28, 0); + +/* + * NOTE: sys_big_nic provides the clock to the control bus of the NIC(Netw= ork + * Interface Controller) between multiple devices(CPU, DDR, RAM, ROM, GIC, + * SPIFC, CAPU, JTAG, EMMC, SDIO, sec_top, USB, Audio, ETH, SPICC) in the + * system. After clock is disabled, The NIC cannot work. + */ +static C3_SYS_GATE(sys_big_nic, SYS_CLK_EN0_REG0, 29, CLK_IS_CRITICAL); +static C3_SYS_GATE(sys_ramb, SYS_CLK_EN0_REG0, 30, 0); +static C3_SYS_GATE(sys_audio_pclk, SYS_CLK_EN0_REG0, 31, 0); +static C3_SYS_GATE(sys_pwm_kl, SYS_CLK_EN0_REG1, 0, 0); +static C3_SYS_GATE(sys_pwm_ij, SYS_CLK_EN0_REG1, 1, 0); +static C3_SYS_GATE(sys_usb, SYS_CLK_EN0_REG1, 2, 0); +static C3_SYS_GATE(sys_sd_emmc_a, SYS_CLK_EN0_REG1, 3, 0); +static C3_SYS_GATE(sys_sd_emmc_c, SYS_CLK_EN0_REG1, 4, 0); +static C3_SYS_GATE(sys_pwm_ab, SYS_CLK_EN0_REG1, 5, 0); +static C3_SYS_GATE(sys_pwm_cd, SYS_CLK_EN0_REG1, 6, 0); +static C3_SYS_GATE(sys_pwm_ef, SYS_CLK_EN0_REG1, 7, 0); +static C3_SYS_GATE(sys_pwm_gh, SYS_CLK_EN0_REG1, 8, 0); +static C3_SYS_GATE(sys_spicc_1, SYS_CLK_EN0_REG1, 9, 0); +static C3_SYS_GATE(sys_spicc_0, SYS_CLK_EN0_REG1, 10, 0); +static C3_SYS_GATE(sys_uart_a, SYS_CLK_EN0_REG1, 11, 0); +static C3_SYS_GATE(sys_uart_b, SYS_CLK_EN0_REG1, 12, 0); +static C3_SYS_GATE(sys_uart_c, SYS_CLK_EN0_REG1, 13, 0); +static C3_SYS_GATE(sys_uart_d, SYS_CLK_EN0_REG1, 14, 0); +static C3_SYS_GATE(sys_uart_e, SYS_CLK_EN0_REG1, 15, 0); +static C3_SYS_GATE(sys_i2c_m_a, SYS_CLK_EN0_REG1, 16, 0); +static C3_SYS_GATE(sys_i2c_m_b, SYS_CLK_EN0_REG1, 17, 0); +static C3_SYS_GATE(sys_i2c_m_c, SYS_CLK_EN0_REG1, 18, 0); +static C3_SYS_GATE(sys_i2c_m_d, SYS_CLK_EN0_REG1, 19, 0); +static C3_SYS_GATE(sys_i2c_s_a, SYS_CLK_EN0_REG1, 20, 0); +static C3_SYS_GATE(sys_rtc, SYS_CLK_EN0_REG1, 21, 0); +static C3_SYS_GATE(sys_ge2d, SYS_CLK_EN0_REG1, 22, 0); +static C3_SYS_GATE(sys_isp, SYS_CLK_EN0_REG1, 23, 0); +static C3_SYS_GATE(sys_gpv_isp_nic, SYS_CLK_EN0_REG1, 24, 0); +static C3_SYS_GATE(sys_gpv_cve_nic, SYS_CLK_EN0_REG1, 25, 0); +static C3_SYS_GATE(sys_mipi_dsi_host, SYS_CLK_EN0_REG1, 26, 0); +static C3_SYS_GATE(sys_mipi_dsi_phy, SYS_CLK_EN0_REG1, 27, 0); +static C3_SYS_GATE(sys_eth_phy, SYS_CLK_EN0_REG1, 28, 0); +static C3_SYS_GATE(sys_acodec, SYS_CLK_EN0_REG1, 29, 0); +static C3_SYS_GATE(sys_dwap, SYS_CLK_EN0_REG1, 30, 0); +static C3_SYS_GATE(sys_dos, SYS_CLK_EN0_REG1, 31, 0); +static C3_SYS_GATE(sys_cve, SYS_CLK_EN0_REG2, 0, 0); +static C3_SYS_GATE(sys_vout, SYS_CLK_EN0_REG2, 1, 0); +static C3_SYS_GATE(sys_vc9000e, SYS_CLK_EN0_REG2, 2, 0); +static C3_SYS_GATE(sys_pwm_mn, SYS_CLK_EN0_REG2, 3, 0); +static C3_SYS_GATE(sys_sd_emmc_b, SYS_CLK_EN0_REG2, 4, 0); + +#define C3_AXI_GATE(_name, _reg, _bit, _flags) \ + C3_CLK_GATE(_name, _reg, _bit, axiclk, \ + &clk_regmap_gate_ops, _flags) + +/* + * NOTE: axi_sys_nic provides the clock to the AXI bus of the system NIC. = After + * clock is disabled, The NIC cannot work. + */ +static C3_AXI_GATE(axi_sys_nic, AXI_CLK_EN0, 2, CLK_IS_CRITICAL); +static C3_AXI_GATE(axi_isp_nic, AXI_CLK_EN0, 3, 0); +static C3_AXI_GATE(axi_cve_nic, AXI_CLK_EN0, 4, 0); +static C3_AXI_GATE(axi_ramb, AXI_CLK_EN0, 5, 0); +static C3_AXI_GATE(axi_rama, AXI_CLK_EN0, 6, 0); + +/* + * NOTE: axi_cpu_dmc provides the clock to the AXI bus where the CPU acces= ses + * the DDR. After clock is disabled, The CPU will not have access to the D= DR. + */ +static C3_AXI_GATE(axi_cpu_dmc, AXI_CLK_EN0, 7, CLK_IS_CRITICAL); +static C3_AXI_GATE(axi_nic, AXI_CLK_EN0, 8, 0); +static C3_AXI_GATE(axi_dma, AXI_CLK_EN0, 9, 0); + +/* + * NOTE: axi_mux_nic provides the clock to the NIC's AXI bus for NN(Neural + * Network) and other devices(CPU, EMMC, SDIO, sec_top, USB, Audio, ETH, S= PICC) + * to access RAM space. + */ +static C3_AXI_GATE(axi_mux_nic, AXI_CLK_EN0, 10, 0); +static C3_AXI_GATE(axi_cve, AXI_CLK_EN0, 12, 0); + +/* + * NOTE: axi_dev1_dmc provides the clock for the peripherals(EMMC, SDIO, + * sec_top, USB, Audio, ETH, SPICC) to access the AXI bus of the DDR. + */ +static C3_AXI_GATE(axi_dev1_dmc, AXI_CLK_EN0, 13, 0); +static C3_AXI_GATE(axi_dev0_dmc, AXI_CLK_EN0, 14, 0); +static C3_AXI_GATE(axi_dsp_dmc, AXI_CLK_EN0, 15, 0); + +/* + * clk_12_24m model + * + * |------| |-----| clk_12m_24m |-----| + * xtal---->| gate |---->| div |------------>| pad | + * |------| |-----| |-----| + */ +static struct clk_regmap clk_12_24m_in =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D CLK12_24_CTRL, + .bit_idx =3D 11, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "clk_12_24m_in", + .ops =3D &clk_regmap_gate_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "xtal_24m", + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap clk_12_24m =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D CLK12_24_CTRL, + .shift =3D 10, + .width =3D 1, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "clk_12_24m", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &clk_12_24m_in.hw + }, + .num_parents =3D 1, + }, +}; + +/* Fix me: set value 0 will div by 2 like value 1 */ +static struct clk_regmap fclk_25m_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D CLK12_24_CTRL, + .shift =3D 0, + .width =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_25m_div", + .ops =3D &clk_regmap_divider_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "fix", + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap fclk_25m =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D CLK12_24_CTRL, + .bit_idx =3D 12, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "fclk_25m", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &fclk_25m_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +/* + * Channel 3(ddr_dpll_pt_clk) is manged by the DDR module; channel 12(cts_= msr_clk) + * is manged by clock measures module. Their hardware are out of clock tre= e. + * Channel 4 8 9 10 11 13 14 15 16 18 are not connected. + */ +static u32 gen_parent_table[] =3D { 0, 1, 2, 5, 6, 7, 17, 19, 20, 21, 22, = 23, 24}; + +static const struct clk_parent_data gen_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .hw =3D &rtc_clk.hw }, + { .fw_name =3D "sysplldiv16" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "cpudiv16" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap gen_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D GEN_CLK_CTRL, + .mask =3D 0x1f, + .shift =3D 12, + .table =3D gen_parent_table, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "gen_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D gen_parent_data, + .num_parents =3D ARRAY_SIZE(gen_parent_data), + }, +}; + +static struct clk_regmap gen_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D GEN_CLK_CTRL, + .shift =3D 0, + .width =3D 11, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "gen_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &gen_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap gen =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D GEN_CLK_CTRL, + .bit_idx =3D 11, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "gen", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &gen_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data saradc_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "sysclk" } +}; + +static struct clk_regmap saradc_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SAR_CLK_CTRL0, + .mask =3D 0x1, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "saradc_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D saradc_parent_data, + .num_parents =3D ARRAY_SIZE(saradc_parent_data), + }, +}; + +static struct clk_regmap saradc_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SAR_CLK_CTRL0, + .shift =3D 0, + .width =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "saradc_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &saradc_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap saradc =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SAR_CLK_CTRL0, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "saradc", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &saradc_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data pwm_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv3" } +}; + +#define AML_PWM_CLK_MUX(_name, _reg, _shift) { \ + .data =3D &(struct clk_regmap_mux_data) { \ + .offset =3D _reg, \ + .mask =3D 0x3, \ + .shift =3D _shift, \ + }, \ + .hw.init =3D &(struct clk_init_data) { \ + .name =3D #_name "_sel", \ + .ops =3D &clk_regmap_mux_ops, \ + .parent_data =3D pwm_parent_data, \ + .num_parents =3D ARRAY_SIZE(pwm_parent_data), \ + }, \ +} + +#define AML_PWM_CLK_DIV(_name, _reg, _shift) { \ + .data =3D &(struct clk_regmap_div_data) { \ + .offset =3D _reg, \ + .shift =3D _shift, \ + .width =3D 8, \ + }, \ + .hw.init =3D &(struct clk_init_data) { \ + .name =3D #_name "_div", \ + .ops =3D &clk_regmap_divider_ops, \ + .parent_names =3D (const char *[]) { #_name "_sel" },\ + .num_parents =3D 1, \ + .flags =3D CLK_SET_RATE_PARENT, \ + }, \ +} + +#define AML_PWM_CLK_GATE(_name, _reg, _bit) { \ + .data =3D &(struct clk_regmap_gate_data) { \ + .offset =3D _reg, \ + .bit_idx =3D _bit, \ + }, \ + .hw.init =3D &(struct clk_init_data) { \ + .name =3D #_name, \ + .ops =3D &clk_regmap_gate_ops, \ + .parent_names =3D (const char *[]) { #_name "_div" },\ + .num_parents =3D 1, \ + .flags =3D CLK_SET_RATE_PARENT, \ + }, \ +} + +static struct clk_regmap pwm_a_sel =3D + AML_PWM_CLK_MUX(pwm_a, PWM_CLK_AB_CTRL, 9); +static struct clk_regmap pwm_a_div =3D + AML_PWM_CLK_DIV(pwm_a, PWM_CLK_AB_CTRL, 0); +static struct clk_regmap pwm_a =3D + AML_PWM_CLK_GATE(pwm_a, PWM_CLK_AB_CTRL, 8); + +static struct clk_regmap pwm_b_sel =3D + AML_PWM_CLK_MUX(pwm_b, PWM_CLK_AB_CTRL, 25); +static struct clk_regmap pwm_b_div =3D + AML_PWM_CLK_DIV(pwm_b, PWM_CLK_AB_CTRL, 16); +static struct clk_regmap pwm_b =3D + AML_PWM_CLK_GATE(pwm_b, PWM_CLK_AB_CTRL, 24); + +static struct clk_regmap pwm_c_sel =3D + AML_PWM_CLK_MUX(pwm_c, PWM_CLK_CD_CTRL, 9); +static struct clk_regmap pwm_c_div =3D + AML_PWM_CLK_DIV(pwm_c, PWM_CLK_CD_CTRL, 0); +static struct clk_regmap pwm_c =3D + AML_PWM_CLK_GATE(pwm_c, PWM_CLK_CD_CTRL, 8); + +static struct clk_regmap pwm_d_sel =3D + AML_PWM_CLK_MUX(pwm_d, PWM_CLK_CD_CTRL, 25); +static struct clk_regmap pwm_d_div =3D + AML_PWM_CLK_DIV(pwm_d, PWM_CLK_CD_CTRL, 16); +static struct clk_regmap pwm_d =3D + AML_PWM_CLK_GATE(pwm_d, PWM_CLK_CD_CTRL, 24); + +static struct clk_regmap pwm_e_sel =3D + AML_PWM_CLK_MUX(pwm_e, PWM_CLK_EF_CTRL, 9); +static struct clk_regmap pwm_e_div =3D + AML_PWM_CLK_DIV(pwm_e, PWM_CLK_EF_CTRL, 0); +static struct clk_regmap pwm_e =3D + AML_PWM_CLK_GATE(pwm_e, PWM_CLK_EF_CTRL, 8); + +static struct clk_regmap pwm_f_sel =3D + AML_PWM_CLK_MUX(pwm_f, PWM_CLK_EF_CTRL, 25); +static struct clk_regmap pwm_f_div =3D + AML_PWM_CLK_DIV(pwm_f, PWM_CLK_EF_CTRL, 16); +static struct clk_regmap pwm_f =3D + AML_PWM_CLK_GATE(pwm_f, PWM_CLK_EF_CTRL, 24); + +static struct clk_regmap pwm_g_sel =3D + AML_PWM_CLK_MUX(pwm_g, PWM_CLK_GH_CTRL, 9); +static struct clk_regmap pwm_g_div =3D + AML_PWM_CLK_DIV(pwm_g, PWM_CLK_GH_CTRL, 0); +static struct clk_regmap pwm_g =3D + AML_PWM_CLK_GATE(pwm_g, PWM_CLK_GH_CTRL, 8); + +static struct clk_regmap pwm_h_sel =3D + AML_PWM_CLK_MUX(pwm_h, PWM_CLK_GH_CTRL, 25); +static struct clk_regmap pwm_h_div =3D + AML_PWM_CLK_DIV(pwm_h, PWM_CLK_GH_CTRL, 16); +static struct clk_regmap pwm_h =3D + AML_PWM_CLK_GATE(pwm_h, PWM_CLK_GH_CTRL, 24); + +static struct clk_regmap pwm_i_sel =3D + AML_PWM_CLK_MUX(pwm_i, PWM_CLK_IJ_CTRL, 9); +static struct clk_regmap pwm_i_div =3D + AML_PWM_CLK_DIV(pwm_i, PWM_CLK_IJ_CTRL, 0); +static struct clk_regmap pwm_i =3D + AML_PWM_CLK_GATE(pwm_i, PWM_CLK_IJ_CTRL, 8); + +static struct clk_regmap pwm_j_sel =3D + AML_PWM_CLK_MUX(pwm_j, PWM_CLK_IJ_CTRL, 25); +static struct clk_regmap pwm_j_div =3D + AML_PWM_CLK_DIV(pwm_j, PWM_CLK_IJ_CTRL, 16); +static struct clk_regmap pwm_j =3D + AML_PWM_CLK_GATE(pwm_j, PWM_CLK_IJ_CTRL, 24); + +static struct clk_regmap pwm_k_sel =3D + AML_PWM_CLK_MUX(pwm_k, PWM_CLK_KL_CTRL, 9); +static struct clk_regmap pwm_k_div =3D + AML_PWM_CLK_DIV(pwm_k, PWM_CLK_KL_CTRL, 0); +static struct clk_regmap pwm_k =3D + AML_PWM_CLK_GATE(pwm_k, PWM_CLK_KL_CTRL, 8); + +static struct clk_regmap pwm_l_sel =3D + AML_PWM_CLK_MUX(pwm_l, PWM_CLK_KL_CTRL, 25); +static struct clk_regmap pwm_l_div =3D + AML_PWM_CLK_DIV(pwm_l, PWM_CLK_KL_CTRL, 16); +static struct clk_regmap pwm_l =3D + AML_PWM_CLK_GATE(pwm_l, PWM_CLK_KL_CTRL, 24); + +static struct clk_regmap pwm_m_sel =3D + AML_PWM_CLK_MUX(pwm_m, PWM_CLK_MN_CTRL, 9); +static struct clk_regmap pwm_m_div =3D + AML_PWM_CLK_DIV(pwm_m, PWM_CLK_MN_CTRL, 0); +static struct clk_regmap pwm_m =3D + AML_PWM_CLK_GATE(pwm_m, PWM_CLK_MN_CTRL, 8); + +static struct clk_regmap pwm_n_sel =3D + AML_PWM_CLK_MUX(pwm_n, PWM_CLK_MN_CTRL, 25); +static struct clk_regmap pwm_n_div =3D + AML_PWM_CLK_DIV(pwm_n, PWM_CLK_MN_CTRL, 16); +static struct clk_regmap pwm_n =3D + AML_PWM_CLK_GATE(pwm_n, PWM_CLK_MN_CTRL, 24); + +static const struct clk_parent_data spicc_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "sysclk" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv7" }, + { .fw_name =3D "gp1" } +}; + +static struct clk_regmap spicc_a_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SPICC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_a_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D spicc_parent_data, + .num_parents =3D ARRAY_SIZE(spicc_parent_data), + }, +}; + +static struct clk_regmap spicc_a_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SPICC_CLK_CTRL, + .shift =3D 0, + .width =3D 6, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_a_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spicc_a_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap spicc_a =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SPICC_CLK_CTRL, + .bit_idx =3D 6, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_a", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spicc_a_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap spicc_b_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SPICC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 23, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_b_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D spicc_parent_data, + .num_parents =3D ARRAY_SIZE(spicc_parent_data), + }, +}; + +static struct clk_regmap spicc_b_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SPICC_CLK_CTRL, + .shift =3D 16, + .width =3D 6, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_b_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spicc_b_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap spicc_b =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SPICC_CLK_CTRL, + .bit_idx =3D 22, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spicc_b", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spicc_b_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data spifc_parent_data[] =3D { + { .fw_name =3D "gp0" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap spifc_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SPIFC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spifc_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D spifc_parent_data, + .num_parents =3D ARRAY_SIZE(spifc_parent_data), + }, +}; + +static struct clk_regmap spifc_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SPIFC_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spifc_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spifc_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap spifc =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SPIFC_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "spifc", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &spifc_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data emmc_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "gp0" } +}; + +static struct clk_regmap sd_emmc_a_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_a_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D emmc_parent_data, + .num_parents =3D ARRAY_SIZE(emmc_parent_data), + }, +}; + +static struct clk_regmap sd_emmc_a_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_a_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_a_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap sd_emmc_a =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .bit_idx =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_a", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_a_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap sd_emmc_b_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 25, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_b_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D emmc_parent_data, + .num_parents =3D ARRAY_SIZE(emmc_parent_data), + }, +}; + +static struct clk_regmap sd_emmc_b_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .shift =3D 16, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_b_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_b_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap sd_emmc_b =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D SD_EMMC_CLK_CTRL, + .bit_idx =3D 23, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_b", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_b_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap sd_emmc_c_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D NAND_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_c_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D emmc_parent_data, + .num_parents =3D ARRAY_SIZE(emmc_parent_data), + }, +}; + +static struct clk_regmap sd_emmc_c_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D NAND_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_c_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_c_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap sd_emmc_c =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D NAND_CLK_CTRL, + .bit_idx =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "sd_emmc_c", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &sd_emmc_c_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap ts_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D TS_CLK_CTRL, + .shift =3D 0, + .width =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "ts_div", + .ops =3D &clk_regmap_divider_ops, + .parent_data =3D &(const struct clk_parent_data) { + .fw_name =3D "oscin", + }, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap ts =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D TS_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "ts", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &ts_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data eth_parent =3D { + .fw_name =3D "fdiv2", +}; + +static struct clk_fixed_factor eth_125m_div =3D { + .mult =3D 1, + .div =3D 8, + .hw.init =3D &(struct clk_init_data) { + .name =3D "eth_125m_div", + .ops =3D &clk_fixed_factor_ops, + .parent_data =3D ð_parent, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap eth_125m =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ETH_CLK_CTRL, + .bit_idx =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "eth_125m", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + ð_125m_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap eth_rmii_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ETH_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "eth_rmii_div", + .ops =3D &clk_regmap_divider_ops, + .parent_data =3D ð_parent, + .num_parents =3D 1, + }, +}; + +static struct clk_regmap eth_rmii =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ETH_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "eth_rmii", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + ð_rmii_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data mipi_dsi_meas_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap mipi_dsi_meas_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VDIN_MEAS_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 21, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mipi_dsi_meas_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D mipi_dsi_meas_parent_data, + .num_parents =3D ARRAY_SIZE(mipi_dsi_meas_parent_data), + }, +}; + +static struct clk_regmap mipi_dsi_meas_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VDIN_MEAS_CLK_CTRL, + .shift =3D 12, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mipi_dsi_meas_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mipi_dsi_meas_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap mipi_dsi_meas =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VDIN_MEAS_CLK_CTRL, + .bit_idx =3D 20, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "mipi_dsi_meas", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &mipi_dsi_meas_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data dsi_phy_parent_data[] =3D { + { .fw_name =3D "gp1" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap dsi_phy_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D MIPIDSI_PHY_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 12, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dsi_phy_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D dsi_phy_parent_data, + .num_parents =3D ARRAY_SIZE(dsi_phy_parent_data), + }, +}; + +static struct clk_regmap dsi_phy_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D MIPIDSI_PHY_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dsi_phy_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &dsi_phy_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap dsi_phy =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D MIPIDSI_PHY_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dsi_phy", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &dsi_phy_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data vout_mclk_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap vout_mclk_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VOUTENC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_mclk_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D vout_mclk_parent_data, + .num_parents =3D ARRAY_SIZE(vout_mclk_parent_data), + }, +}; + +static struct clk_regmap vout_mclk_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VOUTENC_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_mclk_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vout_mclk_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vout_mclk =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VOUTENC_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_mclk", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vout_mclk_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data vout_enc_parent_data[] =3D { + { .fw_name =3D "gp1" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap vout_enc_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VOUTENC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 25, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_enc_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D vout_enc_parent_data, + .num_parents =3D ARRAY_SIZE(vout_enc_parent_data), + }, +}; + +static struct clk_regmap vout_enc_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VOUTENC_CLK_CTRL, + .shift =3D 16, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_enc_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vout_enc_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vout_enc =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VOUTENC_CLK_CTRL, + .bit_idx =3D 24, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vout_enc", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vout_enc_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data hcodec_pre_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv7" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "oscin" } +}; + +static struct clk_regmap hcodec_0_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VDEC_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_0_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D hcodec_pre_parent_data, + .num_parents =3D ARRAY_SIZE(hcodec_pre_parent_data), + }, +}; + +static struct clk_regmap hcodec_0_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VDEC_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_0_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &hcodec_0_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap hcodec_0 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VDEC_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_0", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &hcodec_0_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap hcodec_1_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VDEC3_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_1_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D hcodec_pre_parent_data, + .num_parents =3D ARRAY_SIZE(hcodec_pre_parent_data), + }, +}; + +static struct clk_regmap hcodec_1_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VDEC3_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_1_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &hcodec_1_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap hcodec_1 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VDEC3_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec_1", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &hcodec_1_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data hcodec_parent_data[] =3D { + { .hw =3D &hcodec_0.hw }, + { .hw =3D &hcodec_1.hw } +}; + +static struct clk_regmap hcodec =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VDEC3_CLK_CTRL, + .mask =3D 0x1, + .shift =3D 15, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "hcodec", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D hcodec_parent_data, + .num_parents =3D ARRAY_SIZE(hcodec_parent_data), + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data vc9000e_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv7" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp0" } +}; + +static struct clk_regmap vc9000e_aclk_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VC9000E_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_aclk_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D vc9000e_parent_data, + .num_parents =3D ARRAY_SIZE(vc9000e_parent_data), + }, +}; + +static struct clk_regmap vc9000e_aclk_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VC9000E_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_aclk_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vc9000e_aclk_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vc9000e_aclk =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VC9000E_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_aclk", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vc9000e_aclk_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vc9000e_core_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VC9000E_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 25, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_core_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D vc9000e_parent_data, + .num_parents =3D ARRAY_SIZE(vc9000e_parent_data), + }, +}; + +static struct clk_regmap vc9000e_core_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VC9000E_CLK_CTRL, + .shift =3D 16, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_core_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vc9000e_core_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vc9000e_core =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VC9000E_CLK_CTRL, + .bit_idx =3D 24, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vc9000e_core", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vc9000e_core_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data csi_phy_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "oscin" } +}; + +static struct clk_regmap csi_phy0_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D ISP0_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 25, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "csi_phy0_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D csi_phy_parent_data, + .num_parents =3D ARRAY_SIZE(csi_phy_parent_data), + }, +}; + +static struct clk_regmap csi_phy0_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ISP0_CLK_CTRL, + .shift =3D 16, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "csi_phy0_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &csi_phy0_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap csi_phy0 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ISP0_CLK_CTRL, + .bit_idx =3D 24, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "csi_phy0", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &csi_phy0_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data dewarpa_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "fdiv7" } +}; + +static struct clk_regmap dewarpa_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D DEWARPA_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dewarpa_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D dewarpa_parent_data, + .num_parents =3D ARRAY_SIZE(dewarpa_parent_data), + }, +}; + +static struct clk_regmap dewarpa_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D DEWARPA_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dewarpa_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &dewarpa_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap dewarpa =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D DEWARPA_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "dewarpa", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &dewarpa_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data isp_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "oscin" } +}; + +static struct clk_regmap isp0_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D ISP0_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "isp0_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D isp_parent_data, + .num_parents =3D ARRAY_SIZE(isp_parent_data), + }, +}; + +static struct clk_regmap isp0_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D ISP0_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "isp0_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &isp0_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap isp0 =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D ISP0_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "isp0", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &isp0_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data nna_core_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "fdiv2" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "hifi" } +}; + +static struct clk_regmap nna_core_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D NNA_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "nna_core_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D nna_core_parent_data, + .num_parents =3D ARRAY_SIZE(nna_core_parent_data), + }, +}; + +static struct clk_regmap nna_core_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D NNA_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "nna_core_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &nna_core_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap nna_core =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D NNA_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "nna_core", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &nna_core_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data ge2d_parent_data[] =3D { + { .fw_name =3D "oscin" }, + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .hw =3D &rtc_clk.hw } +}; + +static struct clk_regmap ge2d_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D GE2D_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "ge2d_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D ge2d_parent_data, + .num_parents =3D ARRAY_SIZE(ge2d_parent_data), + }, +}; + +static struct clk_regmap ge2d_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D GE2D_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "ge2d_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &ge2d_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap ge2d =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D GE2D_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "ge2d", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &ge2d_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data vapb_parent_data[] =3D { + { .fw_name =3D "fdiv2p5" }, + { .fw_name =3D "fdiv3" }, + { .fw_name =3D "fdiv4" }, + { .fw_name =3D "fdiv5" }, + { .fw_name =3D "gp0" }, + { .fw_name =3D "hifi" }, + { .fw_name =3D "gp1" }, + { .fw_name =3D "oscin" }, +}; + +static struct clk_regmap vapb_sel =3D { + .data =3D &(struct clk_regmap_mux_data) { + .offset =3D VAPB_CLK_CTRL, + .mask =3D 0x7, + .shift =3D 9, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vapb_sel", + .ops =3D &clk_regmap_mux_ops, + .parent_data =3D vapb_parent_data, + .num_parents =3D ARRAY_SIZE(vapb_parent_data), + }, +}; + +static struct clk_regmap vapb_div =3D { + .data =3D &(struct clk_regmap_div_data) { + .offset =3D VAPB_CLK_CTRL, + .shift =3D 0, + .width =3D 7, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vapb_div", + .ops =3D &clk_regmap_divider_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vapb_sel.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap vapb =3D { + .data =3D &(struct clk_regmap_gate_data) { + .offset =3D VAPB_CLK_CTRL, + .bit_idx =3D 8, + }, + .hw.init =3D &(struct clk_init_data) { + .name =3D "vapb", + .ops =3D &clk_regmap_gate_ops, + .parent_hws =3D (const struct clk_hw *[]) { + &vapb_div.hw + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_hw *c3_periphs_hw_clks[] =3D { + [CLKID_RTC_XTAL_CLKIN] =3D &rtc_xtal_clkin.hw, + [CLKID_RTC_32K_DIV] =3D &rtc_32k_div.hw, + [CLKID_RTC_32K_MUX] =3D &rtc_32k_mux.hw, + [CLKID_RTC_32K] =3D &rtc_32k.hw, + [CLKID_RTC_CLK] =3D &rtc_clk.hw, + [CLKID_SYS_RESET_CTRL] =3D &sys_reset_ctrl.hw, + [CLKID_SYS_PWR_CTRL] =3D &sys_pwr_ctrl.hw, + [CLKID_SYS_PAD_CTRL] =3D &sys_pad_ctrl.hw, + [CLKID_SYS_CTRL] =3D &sys_ctrl.hw, + [CLKID_SYS_TS_PLL] =3D &sys_ts_pll.hw, + [CLKID_SYS_DEV_ARB] =3D &sys_dev_arb.hw, + [CLKID_SYS_MMC_PCLK] =3D &sys_mmc_pclk.hw, + [CLKID_SYS_CPU_CTRL] =3D &sys_cpu_ctrl.hw, + [CLKID_SYS_JTAG_CTRL] =3D &sys_jtag_ctrl.hw, + [CLKID_SYS_IR_CTRL] =3D &sys_ir_ctrl.hw, + [CLKID_SYS_IRQ_CTRL] =3D &sys_irq_ctrl.hw, + [CLKID_SYS_MSR_CLK] =3D &sys_msr_clk.hw, + [CLKID_SYS_ROM] =3D &sys_rom.hw, + [CLKID_SYS_UART_F] =3D &sys_uart_f.hw, + [CLKID_SYS_CPU_ARB] =3D &sys_cpu_apb.hw, + [CLKID_SYS_RSA] =3D &sys_rsa.hw, + [CLKID_SYS_SAR_ADC] =3D &sys_sar_adc.hw, + [CLKID_SYS_STARTUP] =3D &sys_startup.hw, + [CLKID_SYS_SECURE] =3D &sys_secure.hw, + [CLKID_SYS_SPIFC] =3D &sys_spifc.hw, + [CLKID_SYS_NNA] =3D &sys_nna.hw, + [CLKID_SYS_ETH_MAC] =3D &sys_eth_mac.hw, + [CLKID_SYS_GIC] =3D &sys_gic.hw, + [CLKID_SYS_RAMA] =3D &sys_rama.hw, + [CLKID_SYS_BIG_NIC] =3D &sys_big_nic.hw, + [CLKID_SYS_RAMB] =3D &sys_ramb.hw, + [CLKID_SYS_AUDIO_PCLK] =3D &sys_audio_pclk.hw, + [CLKID_SYS_PWM_KL] =3D &sys_pwm_kl.hw, + [CLKID_SYS_PWM_IJ] =3D &sys_pwm_ij.hw, + [CLKID_SYS_USB] =3D &sys_usb.hw, + [CLKID_SYS_SD_EMMC_A] =3D &sys_sd_emmc_a.hw, + [CLKID_SYS_SD_EMMC_C] =3D &sys_sd_emmc_c.hw, + [CLKID_SYS_PWM_AB] =3D &sys_pwm_ab.hw, + [CLKID_SYS_PWM_CD] =3D &sys_pwm_cd.hw, + [CLKID_SYS_PWM_EF] =3D &sys_pwm_ef.hw, + [CLKID_SYS_PWM_GH] =3D &sys_pwm_gh.hw, + [CLKID_SYS_SPICC_1] =3D &sys_spicc_1.hw, + [CLKID_SYS_SPICC_0] =3D &sys_spicc_0.hw, + [CLKID_SYS_UART_A] =3D &sys_uart_a.hw, + [CLKID_SYS_UART_B] =3D &sys_uart_b.hw, + [CLKID_SYS_UART_C] =3D &sys_uart_c.hw, + [CLKID_SYS_UART_D] =3D &sys_uart_d.hw, + [CLKID_SYS_UART_E] =3D &sys_uart_e.hw, + [CLKID_SYS_I2C_M_A] =3D &sys_i2c_m_a.hw, + [CLKID_SYS_I2C_M_B] =3D &sys_i2c_m_b.hw, + [CLKID_SYS_I2C_M_C] =3D &sys_i2c_m_c.hw, + [CLKID_SYS_I2C_M_D] =3D &sys_i2c_m_d.hw, + [CLKID_SYS_I2S_S_A] =3D &sys_i2c_s_a.hw, + [CLKID_SYS_RTC] =3D &sys_rtc.hw, + [CLKID_SYS_GE2D] =3D &sys_ge2d.hw, + [CLKID_SYS_ISP] =3D &sys_isp.hw, + [CLKID_SYS_GPV_ISP_NIC] =3D &sys_gpv_isp_nic.hw, + [CLKID_SYS_GPV_CVE_NIC] =3D &sys_gpv_cve_nic.hw, + [CLKID_SYS_MIPI_DSI_HOST] =3D &sys_mipi_dsi_host.hw, + [CLKID_SYS_MIPI_DSI_PHY] =3D &sys_mipi_dsi_phy.hw, + [CLKID_SYS_ETH_PHY] =3D &sys_eth_phy.hw, + [CLKID_SYS_ACODEC] =3D &sys_acodec.hw, + [CLKID_SYS_DWAP] =3D &sys_dwap.hw, + [CLKID_SYS_DOS] =3D &sys_dos.hw, + [CLKID_SYS_CVE] =3D &sys_cve.hw, + [CLKID_SYS_VOUT] =3D &sys_vout.hw, + [CLKID_SYS_VC9000E] =3D &sys_vc9000e.hw, + [CLKID_SYS_PWM_MN] =3D &sys_pwm_mn.hw, + [CLKID_SYS_SD_EMMC_B] =3D &sys_sd_emmc_b.hw, + [CLKID_AXI_SYS_NIC] =3D &axi_sys_nic.hw, + [CLKID_AXI_ISP_NIC] =3D &axi_isp_nic.hw, + [CLKID_AXI_CVE_NIC] =3D &axi_cve_nic.hw, + [CLKID_AXI_RAMB] =3D &axi_ramb.hw, + [CLKID_AXI_RAMA] =3D &axi_rama.hw, + [CLKID_AXI_CPU_DMC] =3D &axi_cpu_dmc.hw, + [CLKID_AXI_NIC] =3D &axi_nic.hw, + [CLKID_AXI_DMA] =3D &axi_dma.hw, + [CLKID_AXI_MUX_NIC] =3D &axi_mux_nic.hw, + [CLKID_AXI_CVE] =3D &axi_cve.hw, + [CLKID_AXI_DEV1_DMC] =3D &axi_dev1_dmc.hw, + [CLKID_AXI_DEV0_DMC] =3D &axi_dev0_dmc.hw, + [CLKID_AXI_DSP_DMC] =3D &axi_dsp_dmc.hw, + [CLKID_12_24M_IN] =3D &clk_12_24m_in.hw, + [CLKID_12M_24M] =3D &clk_12_24m.hw, + [CLKID_FCLK_25M_DIV] =3D &fclk_25m_div.hw, + [CLKID_FCLK_25M] =3D &fclk_25m.hw, + [CLKID_GEN_SEL] =3D &gen_sel.hw, + [CLKID_GEN_DIV] =3D &gen_div.hw, + [CLKID_GEN] =3D &gen.hw, + [CLKID_SARADC_SEL] =3D &saradc_sel.hw, + [CLKID_SARADC_DIV] =3D &saradc_div.hw, + [CLKID_SARADC] =3D &saradc.hw, + [CLKID_PWM_A_SEL] =3D &pwm_a_sel.hw, + [CLKID_PWM_A_DIV] =3D &pwm_a_div.hw, + [CLKID_PWM_A] =3D &pwm_a.hw, + [CLKID_PWM_B_SEL] =3D &pwm_b_sel.hw, + [CLKID_PWM_B_DIV] =3D &pwm_b_div.hw, + [CLKID_PWM_B] =3D &pwm_b.hw, + [CLKID_PWM_C_SEL] =3D &pwm_c_sel.hw, + [CLKID_PWM_C_DIV] =3D &pwm_c_div.hw, + [CLKID_PWM_C] =3D &pwm_c.hw, + [CLKID_PWM_D_SEL] =3D &pwm_d_sel.hw, + [CLKID_PWM_D_DIV] =3D &pwm_d_div.hw, + [CLKID_PWM_D] =3D &pwm_d.hw, + [CLKID_PWM_E_SEL] =3D &pwm_e_sel.hw, + [CLKID_PWM_E_DIV] =3D &pwm_e_div.hw, + [CLKID_PWM_E] =3D &pwm_e.hw, + [CLKID_PWM_F_SEL] =3D &pwm_f_sel.hw, + [CLKID_PWM_F_DIV] =3D &pwm_f_div.hw, + [CLKID_PWM_F] =3D &pwm_f.hw, + [CLKID_PWM_G_SEL] =3D &pwm_g_sel.hw, + [CLKID_PWM_G_DIV] =3D &pwm_g_div.hw, + [CLKID_PWM_G] =3D &pwm_g.hw, + [CLKID_PWM_H_SEL] =3D &pwm_h_sel.hw, + [CLKID_PWM_H_DIV] =3D &pwm_h_div.hw, + [CLKID_PWM_H] =3D &pwm_h.hw, + [CLKID_PWM_I_SEL] =3D &pwm_i_sel.hw, + [CLKID_PWM_I_DIV] =3D &pwm_i_div.hw, + [CLKID_PWM_I] =3D &pwm_i.hw, + [CLKID_PWM_J_SEL] =3D &pwm_j_sel.hw, + [CLKID_PWM_J_DIV] =3D &pwm_j_div.hw, + [CLKID_PWM_J] =3D &pwm_j.hw, + [CLKID_PWM_K_SEL] =3D &pwm_k_sel.hw, + [CLKID_PWM_K_DIV] =3D &pwm_k_div.hw, + [CLKID_PWM_K] =3D &pwm_k.hw, + [CLKID_PWM_L_SEL] =3D &pwm_l_sel.hw, + [CLKID_PWM_L_DIV] =3D &pwm_l_div.hw, + [CLKID_PWM_L] =3D &pwm_l.hw, + [CLKID_PWM_M_SEL] =3D &pwm_m_sel.hw, + [CLKID_PWM_M_DIV] =3D &pwm_m_div.hw, + [CLKID_PWM_M] =3D &pwm_m.hw, + [CLKID_PWM_N_SEL] =3D &pwm_n_sel.hw, + [CLKID_PWM_N_DIV] =3D &pwm_n_div.hw, + [CLKID_PWM_N] =3D &pwm_n.hw, + [CLKID_SPICC_A_SEL] =3D &spicc_a_sel.hw, + [CLKID_SPICC_A_DIV] =3D &spicc_a_div.hw, + [CLKID_SPICC_A] =3D &spicc_a.hw, + [CLKID_SPICC_B_SEL] =3D &spicc_b_sel.hw, + [CLKID_SPICC_B_DIV] =3D &spicc_b_div.hw, + [CLKID_SPICC_B] =3D &spicc_b.hw, + [CLKID_SPIFC_SEL] =3D &spifc_sel.hw, + [CLKID_SPIFC_DIV] =3D &spifc_div.hw, + [CLKID_SPIFC] =3D &spifc.hw, + [CLKID_SD_EMMC_A_SEL] =3D &sd_emmc_a_sel.hw, + [CLKID_SD_EMMC_A_DIV] =3D &sd_emmc_a_div.hw, + [CLKID_SD_EMMC_A] =3D &sd_emmc_a.hw, + [CLKID_SD_EMMC_B_SEL] =3D &sd_emmc_b_sel.hw, + [CLKID_SD_EMMC_B_DIV] =3D &sd_emmc_b_div.hw, + [CLKID_SD_EMMC_B] =3D &sd_emmc_b.hw, + [CLKID_SD_EMMC_C_SEL] =3D &sd_emmc_c_sel.hw, + [CLKID_SD_EMMC_C_DIV] =3D &sd_emmc_c_div.hw, + [CLKID_SD_EMMC_C] =3D &sd_emmc_c.hw, + [CLKID_TS_DIV] =3D &ts_div.hw, + [CLKID_TS] =3D &ts.hw, + [CLKID_ETH_125M_DIV] =3D ð_125m_div.hw, + [CLKID_ETH_125M] =3D ð_125m.hw, + [CLKID_ETH_RMII_DIV] =3D ð_rmii_div.hw, + [CLKID_ETH_RMII] =3D ð_rmii.hw, + [CLKID_MIPI_DSI_MEAS_SEL] =3D &mipi_dsi_meas_sel.hw, + [CLKID_MIPI_DSI_MEAS_DIV] =3D &mipi_dsi_meas_div.hw, + [CLKID_MIPI_DSI_MEAS] =3D &mipi_dsi_meas.hw, + [CLKID_DSI_PHY_SEL] =3D &dsi_phy_sel.hw, + [CLKID_DSI_PHY_DIV] =3D &dsi_phy_div.hw, + [CLKID_DSI_PHY] =3D &dsi_phy.hw, + [CLKID_VOUT_MCLK_SEL] =3D &vout_mclk_sel.hw, + [CLKID_VOUT_MCLK_DIV] =3D &vout_mclk_div.hw, + [CLKID_VOUT_MCLK] =3D &vout_mclk.hw, + [CLKID_VOUT_ENC_SEL] =3D &vout_enc_sel.hw, + [CLKID_VOUT_ENC_DIV] =3D &vout_enc_div.hw, + [CLKID_VOUT_ENC] =3D &vout_enc.hw, + [CLKID_HCODEC_0_SEL] =3D &hcodec_0_sel.hw, + [CLKID_HCODEC_0_DIV] =3D &hcodec_0_div.hw, + [CLKID_HCODEC_0] =3D &hcodec_0.hw, + [CLKID_HCODEC_1_SEL] =3D &hcodec_1_sel.hw, + [CLKID_HCODEC_1_DIV] =3D &hcodec_1_div.hw, + [CLKID_HCODEC_1] =3D &hcodec_1.hw, + [CLKID_HCODEC] =3D &hcodec.hw, + [CLKID_VC9000E_ACLK_SEL] =3D &vc9000e_aclk_sel.hw, + [CLKID_VC9000E_ACLK_DIV] =3D &vc9000e_aclk_div.hw, + [CLKID_VC9000E_ACLK] =3D &vc9000e_aclk.hw, + [CLKID_VC9000E_CORE_SEL] =3D &vc9000e_core_sel.hw, + [CLKID_VC9000E_CORE_DIV] =3D &vc9000e_core_div.hw, + [CLKID_VC9000E_CORE] =3D &vc9000e_core.hw, + [CLKID_CSI_PHY0_SEL] =3D &csi_phy0_sel.hw, + [CLKID_CSI_PHY0_DIV] =3D &csi_phy0_div.hw, + [CLKID_CSI_PHY0] =3D &csi_phy0.hw, + [CLKID_DEWARPA_SEL] =3D &dewarpa_sel.hw, + [CLKID_DEWARPA_DIV] =3D &dewarpa_div.hw, + [CLKID_DEWARPA] =3D &dewarpa.hw, + [CLKID_ISP0_SEL] =3D &isp0_sel.hw, + [CLKID_ISP0_DIV] =3D &isp0_div.hw, + [CLKID_ISP0] =3D &isp0.hw, + [CLKID_NNA_CORE_SEL] =3D &nna_core_sel.hw, + [CLKID_NNA_CORE_DIV] =3D &nna_core_div.hw, + [CLKID_NNA_CORE] =3D &nna_core.hw, + [CLKID_GE2D_SEL] =3D &ge2d_sel.hw, + [CLKID_GE2D_DIV] =3D &ge2d_div.hw, + [CLKID_GE2D] =3D &ge2d.hw, + [CLKID_VAPB_SEL] =3D &vapb_sel.hw, + [CLKID_VAPB_DIV] =3D &vapb_div.hw, + [CLKID_VAPB] =3D &vapb.hw, +}; + +/* Convenience table to populate regmap in .probe */ +static struct clk_regmap *const c3_periphs_clk_regmaps[] =3D { + &rtc_xtal_clkin, + &rtc_32k_div, + &rtc_32k_mux, + &rtc_32k, + &rtc_clk, + &sys_reset_ctrl, + &sys_pwr_ctrl, + &sys_pad_ctrl, + &sys_ctrl, + &sys_ts_pll, + &sys_dev_arb, + &sys_mmc_pclk, + &sys_cpu_ctrl, + &sys_jtag_ctrl, + &sys_ir_ctrl, + &sys_irq_ctrl, + &sys_msr_clk, + &sys_rom, + &sys_uart_f, + &sys_cpu_apb, + &sys_rsa, + &sys_sar_adc, + &sys_startup, + &sys_secure, + &sys_spifc, + &sys_nna, + &sys_eth_mac, + &sys_gic, + &sys_rama, + &sys_big_nic, + &sys_ramb, + &sys_audio_pclk, + &sys_pwm_kl, + &sys_pwm_ij, + &sys_usb, + &sys_sd_emmc_a, + &sys_sd_emmc_c, + &sys_pwm_ab, + &sys_pwm_cd, + &sys_pwm_ef, + &sys_pwm_gh, + &sys_spicc_1, + &sys_spicc_0, + &sys_uart_a, + &sys_uart_b, + &sys_uart_c, + &sys_uart_d, + &sys_uart_e, + &sys_i2c_m_a, + &sys_i2c_m_b, + &sys_i2c_m_c, + &sys_i2c_m_d, + &sys_i2c_s_a, + &sys_rtc, + &sys_ge2d, + &sys_isp, + &sys_gpv_isp_nic, + &sys_gpv_cve_nic, + &sys_mipi_dsi_host, + &sys_mipi_dsi_phy, + &sys_eth_phy, + &sys_acodec, + &sys_dwap, + &sys_dos, + &sys_cve, + &sys_vout, + &sys_vc9000e, + &sys_pwm_mn, + &sys_sd_emmc_b, + &axi_sys_nic, + &axi_isp_nic, + &axi_cve_nic, + &axi_ramb, + &axi_rama, + &axi_cpu_dmc, + &axi_nic, + &axi_dma, + &axi_mux_nic, + &axi_cve, + &axi_dev1_dmc, + &axi_dev0_dmc, + &axi_dsp_dmc, + &clk_12_24m_in, + &clk_12_24m, + &fclk_25m_div, + &fclk_25m, + &gen_sel, + &gen_div, + &gen, + &saradc_sel, + &saradc_div, + &saradc, + &pwm_a_sel, + &pwm_a_div, + &pwm_a, + &pwm_b_sel, + &pwm_b_div, + &pwm_b, + &pwm_c_sel, + &pwm_c_div, + &pwm_c, + &pwm_d_sel, + &pwm_d_div, + &pwm_d, + &pwm_e_sel, + &pwm_e_div, + &pwm_e, + &pwm_f_sel, + &pwm_f_div, + &pwm_f, + &pwm_g_sel, + &pwm_g_div, + &pwm_g, + &pwm_h_sel, + &pwm_h_div, + &pwm_h, + &pwm_i_sel, + &pwm_i_div, + &pwm_i, + &pwm_j_sel, + &pwm_j_div, + &pwm_j, + &pwm_k_sel, + &pwm_k_div, + &pwm_k, + &pwm_l_sel, + &pwm_l_div, + &pwm_l, + &pwm_m_sel, + &pwm_m_div, + &pwm_m, + &pwm_n_sel, + &pwm_n_div, + &pwm_n, + &spicc_a_sel, + &spicc_a_div, + &spicc_a, + &spicc_b_sel, + &spicc_b_div, + &spicc_b, + &spifc_sel, + &spifc_div, + &spifc, + &sd_emmc_a_sel, + &sd_emmc_a_div, + &sd_emmc_a, + &sd_emmc_b_sel, + &sd_emmc_b_div, + &sd_emmc_b, + &sd_emmc_c_sel, + &sd_emmc_c_div, + &sd_emmc_c, + &ts_div, + &ts, + ð_125m, + ð_rmii_div, + ð_rmii, + &mipi_dsi_meas_sel, + &mipi_dsi_meas_div, + &mipi_dsi_meas, + &dsi_phy_sel, + &dsi_phy_div, + &dsi_phy, + &vout_mclk_sel, + &vout_mclk_div, + &vout_mclk, + &vout_enc_sel, + &vout_enc_div, + &vout_enc, + &hcodec_0_sel, + &hcodec_0_div, + &hcodec_0, + &hcodec_1_sel, + &hcodec_1_div, + &hcodec_1, + &hcodec, + &vc9000e_aclk_sel, + &vc9000e_aclk_div, + &vc9000e_aclk, + &vc9000e_core_sel, + &vc9000e_core_div, + &vc9000e_core, + &csi_phy0_sel, + &csi_phy0_div, + &csi_phy0, + &dewarpa_sel, + &dewarpa_div, + &dewarpa, + &isp0_sel, + &isp0_div, + &isp0, + &nna_core_sel, + &nna_core_div, + &nna_core, + &ge2d_sel, + &ge2d_div, + &ge2d, + &vapb_sel, + &vapb_div, + &vapb, +}; + +static struct regmap_config clkc_regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .max_register =3D NNA_CLK_CTRL, +}; + +static struct meson_clk_hw_data c3_periphs_clks =3D { + .hws =3D c3_periphs_hw_clks, + .num =3D ARRAY_SIZE(c3_periphs_hw_clks), +}; + +static int aml_c3_peripherals_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct regmap *regmap; + void __iomem *base; + int clkid, ret, i; + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + regmap =3D devm_regmap_init_mmio(dev, base, &clkc_regmap_config); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + /* Populate regmap for the regmap backed clocks */ + for (i =3D 0; i < ARRAY_SIZE(c3_periphs_clk_regmaps); i++) + c3_periphs_clk_regmaps[i]->map =3D regmap; + + for (clkid =3D 0; clkid < c3_periphs_clks.num; clkid++) { + /* array might be sparse */ + if (!c3_periphs_clks.hws[clkid]) + continue; + + ret =3D devm_clk_hw_register(dev, c3_periphs_clks.hws[clkid]); + if (ret) { + dev_err(dev, "Clock registration failed\n"); + return ret; + } + } + + return devm_of_clk_add_hw_provider(dev, meson_clk_hw_get, + &c3_periphs_clks); +} + +static const struct of_device_id c3_peripherals_clkc_match_table[] =3D { + { + .compatible =3D "amlogic,c3-peripherals-clkc", + }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, c3_peripherals_clkc_match_table); + +static struct platform_driver c3_peripherals_driver =3D { + .probe =3D aml_c3_peripherals_probe, + .driver =3D { + .name =3D "c3-peripherals-clkc", + .of_match_table =3D c3_peripherals_clkc_match_table, + }, +}; + +module_platform_driver(c3_peripherals_driver); +MODULE_AUTHOR("Chuan Liu "); +MODULE_LICENSE("GPL"); --=20 2.39.2