From nobody Wed Dec 17 19:21:01 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F0A704CB5B; Mon, 6 May 2024 05:21:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714972875; cv=none; b=fTDzEg5GAvSn33jB9RvGfLdsGwxngynW1l6e9m3sMGMtUE49qwTDGZJGFOa+laG5/ekyYqMz8MMza+oBMH2mm5Cto94n8+wgh6QZfdRWVigCOtMfdyvOvH90/XOpYOY20GAbWWjeBswXN+FCnjIGbEajajk7fRnhMm/n9tO5SwE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714972875; c=relaxed/simple; bh=b8Lf79nn/sA11QBLeJFjS00ogJqDZq+BXggmxF0kNSQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=aEfNEfs1IZXV+wJEBrW87z9dW8MjYJosP5H6Gw3V3MwUcBpBAO322NJ+fslOMtJlC1Rf8MKZdbrnta7FYZgDBnc3RJVIBXqYgJJ5SpKaqPPObPTN9TZVR2ZRy2fpsmsVLn1GrnRrMK2ZUjaght+Nq5wtCbMN4/cXewAEkRCf+NY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=M04wn5dU; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="M04wn5dU" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4465KrhI053716; Mon, 6 May 2024 00:20:53 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1714972853; bh=qPp3TF9mHJrCzGzM0kruJzyCC+H/lKypY5UihYRs34U=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=M04wn5dUGsRMCog7RBZWxvxExgeWRxNfdCOguQdZVtnVUZD8/dMK7LyscC/gFJDMf 7ftF06XQTz1iJufPCGgb66+NTsFukabsWwJDkJdUcehE+8QUUUwwq/j4l29WYAMmL0 jEoFvNROQCvSl2uTx/MzftwZrtm6KvW5J7lySyNI= Received: from DLEE110.ent.ti.com (dlee110.ent.ti.com [157.170.170.21]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4465KqSx009651 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 6 May 2024 00:20:52 -0500 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 6 May 2024 00:20:53 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 6 May 2024 00:20:53 -0500 Received: from uda0500640.dal.design.ti.com (uda0500640.dhcp.ti.com [172.24.227.88]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4465Kj0g069015; Mon, 6 May 2024 00:20:49 -0500 From: Ravi Gunasekaran To: , CC: , , , , , , , , , Subject: [PATCH v2 1/2] arm64: dts: ti: k3-j784s4-main: Add support for USB Date: Mon, 6 May 2024 10:50:43 +0530 Message-ID: <20240506052044.8228-2-r-gunasekaran@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240506052044.8228-1-r-gunasekaran@ti.com> References: <20240506052044.8228-1-r-gunasekaran@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Matt Ranostay Add support for the USB 3.0 controller Signed-off-by: Matt Ranostay Signed-off-by: Ravi Gunasekaran --- Changes since v1: ---------------- * No change v1: https://lore.kernel.org/all/20240502053615.29514-2-r-gunasekaran@ti.com/ arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 39 ++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j784s4-main.dtsi index 6a4554c6c9c1..51cdd0b56a6f 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -75,6 +75,13 @@ , ; }; + + usb_serdes_mux: mux-controller@4000 { + compatible =3D "reg-mux"; + reg =3D <0x4000 0x4>; + #mux-control-cells =3D <1>; + mux-reg-masks =3D <0x0 0x8000000>; /* USB0 to SERDES0 lane 3 mux */ + }; }; =20 gic500: interrupt-controller@1800000 { @@ -568,6 +575,38 @@ status =3D "disabled"; }; =20 + usbss0: cdns-usb@4104000 { + bootph-all; + compatible =3D "ti,j721e-usb"; + reg =3D <0x00 0x4104000 0x00 0x100>; + dma-coherent; + power-domains =3D <&k3_pds 398 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 398 21>, <&k3_clks 398 2>; + clock-names =3D "ref", "lpm"; + assigned-clocks =3D <&k3_clks 398 21>; /* USB2_REFCLK */ + assigned-clock-parents =3D <&k3_clks 398 22>; /* HFOSC0 */ + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; /* Needs lane config */ + + usb0: usb@6000000 { + bootph-all; + compatible =3D "cdns,usb3"; + reg =3D <0x00 0x6000000 0x00 0x10000>, + <0x00 0x6010000 0x00 0x10000>, + <0x00 0x6020000 0x00 0x10000>; + reg-names =3D "otg", "xhci", "dev"; + interrupts =3D , /* irq.0 */ + , /* irq.6 */ + ; /* otgirq.0 */ + interrupt-names =3D "host", + "peripheral", + "otg"; + }; + }; + main_i2c0: i2c@2000000 { compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; reg =3D <0x00 0x02000000 0x00 0x100>; --=20 2.17.1