From nobody Tue Feb 10 02:44:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 93FFE13B2B8; Fri, 29 Mar 2024 21:54:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711749250; cv=none; b=Sa/EFMAgDAEu8VvC8+MAR095Sl39UT2fmqqlP8yYpes8dE/J1jQtIEZ5RfmRHsn0UqsPf5KLC/ETa0lCuRn5rC9NGn5EE67BLT3VStWXitEl+9NjdEqaSm6WNCWH5aIjlLNGfrjSaV69N8dbsiftoW1pdWo6y0hQM6i1DfPrdig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711749250; c=relaxed/simple; bh=ShTt2ZAgtnZ49YxwPrCBfiZTadZ8MKstx5Dfw+PSNHE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=M4JKMsdgaNJpQ3g2Umcf4viUNrr6RiIwz4vx7PqG5NZJ77AFW6G+muljb6SGAWDVgcwv4J2kG419btksxB7W+DiwsBLLpJZ+kO26ZhUteK3cbhDpATOScKfYDI75cukjjoR2GIw0pHqzJBqI2cLGZF05RTgKyxUOLuYOKANOs68= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jPcFs/Om; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jPcFs/Om" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 42TKUmEI019440; Fri, 29 Mar 2024 21:54:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:date:subject:mime-version:content-type :content-transfer-encoding:message-id:references:in-reply-to:to :cc; s=qcppdkim1; bh=qBJOPBJRjAIPInBwv3wLfd1/CGe5cculd0PrRwD8qTs =; b=jPcFs/Om5ds+Zn4lNPa1w6zipXPEIXUolzEyE7c+wB6//RTlFl/aKl8qmiU njjGE+7P3WwIeiy4AZtdaWFqfISvybEV8trGAWN2f3GdM/r/yredNR+ntjHeeZ/m DZUUyxxaW87T8p3ExD5Cs6UtvNVCsHQhWMGgnjFEG1/KlOJRiLPRGaKiikPJon12 VCM6fTFuYpiy8FKYn6eAG6vt/e8lfCc0QcD2MIxNugONN70yV8zo/DW5fACM0/aj e5QsS4K/PGnMiI7SJ+fUNmANDWs3sCEXgfgUF8Cr4RFYCk5566+0x6go7Xpfj6pX IRnaLSOb1Q3b8RHuSP95N2pQFIA== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3x5vn99c39-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 21:54:05 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 42TLs4a3002104 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 21:54:04 GMT Received: from [169.254.0.1] (10.49.16.6) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Fri, 29 Mar 2024 14:54:01 -0700 From: Unnathi Chalicheemala Date: Fri, 29 Mar 2024 14:53:44 -0700 Subject: [PATCH v4 5/5] arm64: dts: qcom: sm8650: Add Broadcast_AND register in LLCC block Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240329-llcc-broadcast-and-v4-5-107c76fd8ceb@quicinc.com> References: <20240329-llcc-broadcast-and-v4-0-107c76fd8ceb@quicinc.com> In-Reply-To: <20240329-llcc-broadcast-and-v4-0-107c76fd8ceb@quicinc.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley CC: , , , , Unnathi Chalicheemala X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1711749240; l=1395; i=quic_uchalich@quicinc.com; s=20240202; h=from:subject:message-id; bh=ShTt2ZAgtnZ49YxwPrCBfiZTadZ8MKstx5Dfw+PSNHE=; b=SPYv8/1hDiA8uxeigHQ6pCKIeU6y+xhGlQtpgrovIYviLBGy7yP32tzBVzZe5fA7R5RAcNgHT 3b9wf1HrR16CbGEWGnQGkxAkf57P2fTLcga8uH3/qNshV7ymFrponQB X-Developer-Key: i=quic_uchalich@quicinc.com; a=ed25519; pk=8n+IFmsCDcEIg91sUP/julv9kf7kmyIKT2sR+1yFd4A= X-ClientProxiedBy: nalasex01b.na.qualcomm.com (10.47.209.197) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: o9G_lhG8I3Pnm2Fdk-3rjRnHRBXxXKKW X-Proofpoint-GUID: o9G_lhG8I3Pnm2Fdk-3rjRnHRBXxXKKW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-29_13,2024-03-28_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 mlxscore=0 clxscore=1015 adultscore=0 priorityscore=1501 mlxlogscore=907 phishscore=0 impostorscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2403210001 definitions=main-2403290194 Chipsets before SM8450 have only one broadcast register (Broadcast_OR) which is used to broadcast writes and check for status bit 0 only in all channels. From SM8450 onwards, a new Broadcast_AND region was added which checks for status bit 1. This hasn't been updated and Broadcast_OR region was wrongly being used to check for status bit 1 all along. Hence mapping Broadcast_AND region's address space to LLCC in SM8650. Signed-off-by: Unnathi Chalicheemala --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index ba72d8f38420..8db052810357 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -4781,12 +4781,14 @@ system-cache-controller@25000000 { <0 0x25400000 0 0x200000>, <0 0x25200000 0 0x200000>, <0 0x25600000 0 0x200000>, - <0 0x25800000 0 0x200000>; + <0 0x25800000 0 0x200000>, + <0 0x25a00000 0 0x200000>; reg-names =3D "llcc0_base", "llcc1_base", "llcc2_base", "llcc3_base", - "llcc_broadcast_base"; + "llcc_broadcast_base", + "llcc_broadcast_and_base"; =20 interrupts =3D ; }; --=20 2.25.1