From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f42.google.com (mail-ej1-f42.google.com [209.85.218.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46DCC152184 for ; Mon, 25 Mar 2024 11:09:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711364998; cv=none; b=VJEdyxfIscozij37PJFcnyBEBqs77XUUFJVi7oKz79i3vLzx/8CMJOvdzwoN1llIjrdrUtPOTsi154ksnHVBnWeg8nHSsv73c3uA54hyt6HUi3k8IHxhCiZaZ5TdFb1Ig/jSyObArINVfCjsqMFQbRG12fJqZQQQd093iSTRrHo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711364998; c=relaxed/simple; bh=N3wP+RQ7VRT4++7kCDqamWluNf4gtoR05YTHGQbChM4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hB0Rl2fFJwJkN0JfEEe5ld1RY0zEkATgqVYhTo2riqLljkl6c1xZ5R3KlJvSkNvzA+C5IKX0JKnB4+3p5PPE1m2nlCzdkqsiYA1gRYX76vopuh+Q2uEI+MU3vNK4gxr2nQM7OTR2AZqmVng/WZluZ38KC+wsJyNG5j9K/8rbNQg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bXcJkJRl; arc=none smtp.client-ip=209.85.218.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bXcJkJRl" Received: by mail-ej1-f42.google.com with SMTP id a640c23a62f3a-a46ba938de0so568572166b.3 for ; Mon, 25 Mar 2024 04:09:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711364994; x=1711969794; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ALpBomvj7h++qduRiPAlY6JUwZx9tyV38eEVHtgwhRk=; b=bXcJkJRlq28zDAt88H2fE0pJ+Ft/mwaIq/xRRuNrtFsS+vpWhz2A0ceVD8KRg9hyZo baUW5l++VtNZ5nMQqmoxa5VOhW7lTg27PLxaJS7DiG0D5SpOJTwGTb+N+m2uZ1iCfxnF gUpoCBi3ZCmx//NKkjyDDqSZVJ7gWMYpVnQcqU97Dwp8xPz4iBknsnvnPsE+OA99dlJ2 dY72mAQOfMMPKbdVtOPZU9ZbF6I3ExImv8vvdnerUJujO6Gotgxx1QjjF8cyV1Jz6khi tL+TT5/dBubiyK/OMbwEGiPrn1ZGMJn8IeAVcYaY29r4Q3IQ4FwE62mWIDb7BBXv/L5s yMqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711364994; x=1711969794; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ALpBomvj7h++qduRiPAlY6JUwZx9tyV38eEVHtgwhRk=; b=jQc/g9Zr0+Z26VOQb7Jb1hhd9WAtIlpyWImt80LTZlWAdW/yCSQMkfqjBb9OstugrW Z2Idvb+HaxE6KrdOsaamg+Cyuo1czbn1/B4r5KuM3BdGMZern1iA953J9cY4JV3OW3Jm nLa5HRM9tf/Wkh6cBPICMcRm3hiNe+BsCD90PxEWgBzii91HDl1p4VsJfzRBVABitNxD RvPbkOqkDqElh/8IFeQ3tq5b4/OhTGE7ad4e3vrYNhUqjPrI9539PDetGYxDBA1gILo2 Tuath8M2h2a8QpITZE2J/ZQ4o3193r09RLfFhQqbF2/efuzVFVM86IGsKa4jP6hDlAR4 dUwQ== X-Forwarded-Encrypted: i=1; AJvYcCWKJiTOO2AJSv0cJ6vTy5YklRs7/rVM47Kfno4JnPj6ztnlJKoBtvnF2UxgW2V76bc5fY0wCdxJ+rl8kXDxo5dIsJ2SBVVyO+J2k3kx X-Gm-Message-State: AOJu0YwhqFFkODOOyOsdKrCQa/a2Inz8wQsQKKnbVUza0oaIcqzCMmRQ 0bTjbgxJTZpYgaN12ZlD8++Y5wFnYH8vZtXJrQ5+EvBaO3cA58mZ7Tc0Uebo8VjqGIw4bYCYgih cTYAzDA== X-Google-Smtp-Source: AGHT+IHTN6DQHKMcMFkMHcH41yhpPoygiYbtAqR88ncB2YWUNCJzDz7yqSQ1t/HPH6gmW2ko0LDR/w== X-Received: by 2002:a17:907:a088:b0:a4a:3403:343c with SMTP id hu8-20020a170907a08800b00a4a3403343cmr1950743ejc.31.1711364994351; Mon, 25 Mar 2024 04:09:54 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:09:53 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:47 +0100 Subject: [PATCH v11 1/7] dt-bindings: arm: amlogic: Document the MNT Reform 2 CM4 adapter with a BPI-CM4 Module Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-1-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong , Conor Dooley X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=886; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=N3wP+RQ7VRT4++7kCDqamWluNf4gtoR05YTHGQbChM4=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt86XeBshGAsC/W5VtvCbe/DoZodm4H3bJEm+JB zIV1/QuJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfAAKCRB33NvayMhJ0WewD/ 0WgBP29RRzC8rjfiULD0LJYiLhZkvw77UYyaHeYHtPBrXItWG3Qk810jaJOq4MZUVGkZyWlhZp0We2 SJs5rZxZNqNF0JwHDuDfrWgiyn6uWFimoLJli2jnyPadMwHFIqgEHSzf3wVU9igmUC08vVrUwDHPa2 YM/elkPKAYphEAIz4gNl6OskajHTgRTh24p3dP93sVkKN8LGoeC5+/GpE0ycNHxkD4mo9mGynz92K5 +p0xwSRUK3WSmNDXQ/AxnZ7/uc/HRNk7PAiR8+Nafic0rf9yElFYpYhmk/Wk2yfJapkPGqH3+friKt W3QilPmyYO3nhV6djOApbC/K5i9lBfjxnEPeLw4y1ULfRBsLygDNi79zb1jCTdeAtz6bp4vGVf8WIz FPcB7dSdVBqrYMwH+wjZZgZSNoa/JxbyLtboRh8B7K/RgsgtaKxZbnra+cRR479hCii8TOH8qHfR38 GSJVzS9NPRb5b2fEBZ9+bVUOrRegB6pR6mLue0TjFBAp/cPBBNZmPEvKs/nzURJnoDcoYMJubp4S6J J37idTx1I8WMSvIV0fdzbwjskU18g2se3voQgPXhOL6OZxrTEKX+Xzijrsv+Xf0olQ4uPxJibydWF6 Ui2F7n+val4hewIvamm2jh14mmUTqZfydQ2TbtAooj7fmKrro/ssTPPxzyPg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The MNT Reform 2 CM4 adapter can be populated with any Raspberry Pi CM4 compatible module such as a BPI-CM4 Module, document that. Acked-by: Conor Dooley Signed-off-by: Neil Armstrong --- Documentation/devicetree/bindings/arm/amlogic.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/amlogic.yaml b/Documenta= tion/devicetree/bindings/arm/amlogic.yaml index 949537cea6be..b66b93b8bfd3 100644 --- a/Documentation/devicetree/bindings/arm/amlogic.yaml +++ b/Documentation/devicetree/bindings/arm/amlogic.yaml @@ -157,6 +157,7 @@ properties: items: - enum: - bananapi,bpi-cm4io + - mntre,reform2-cm4 - const: bananapi,bpi-cm4 - const: amlogic,a311d - const: amlogic,g12b --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 711CD152192 for ; Mon, 25 Mar 2024 11:09:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365001; cv=none; b=UUqcZKyaPEiyc2KzUqXd2agpk5Lvk2sg84mH51JYZsNLOCdeeq48RF7a3NggjL5y2PEROg1btKtUp97luxmV0/l0Q+5SfUAlFIFm0A0t8O4Gwq85NSBM9mRYgV2jXfzbb+HgRinhXJSrj8sVgLPJ5PN0b3N5OSanwuaiA3KNwzY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365001; c=relaxed/simple; bh=Smlla1YZJOXz+za+ZZXCQUR8f4zJcKmwkP7WPfkHnjw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AlLuhtXzC+fu+2ViW53hVAKU8Z1gvaOdba0fBpgVYREQRk6dNt4q/QsyGLbRUOCNuyzTpayNQ93RUb71Ht+ImV1OmM3wvizAPrIliWS239Wf67+3Q7F6nXkOWDBIr14iXN4PDhfQ+yOqSM/QMQ2IX9a2F3BPlsYBTH/lMsT6ioQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bS3TlnnG; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bS3TlnnG" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-a4a3a5e47baso69846966b.2 for ; Mon, 25 Mar 2024 04:09:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711364996; x=1711969796; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7IUPR9d02dtJIVzX3UuZrrXfP4OKmNv4PgS6wUBZYrw=; b=bS3TlnnGu19jdOgylFyK0VWB1iyLAdTFHOVnDexvxWyG/Elf6dbvlxQFlmui4eOFBj CFa1JtfIyozAj3lSLE2ChSUSd3g4RNq6tQL21afkIkKx3BrUzWQWAnvIZV5ODTVUabWl f2ryfc9GPNxTdEodoooAU6fgqZbTp5XOI4RTFySFMW4A2syq8KceWj2eqtuCAD1dwZ4L w/Mwg2CnGgGPeVwVLtd+HPr6FCSSU3naJxegvzbQcNjcHm4jCbNuiCUOd0iDww1ix0al eM33ug4XNXNNoD3GKvbZ17lDoy3vNzO/wt0Kt44v556UJGyjb/ce1komfvBAiRPvPv4f QnsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711364996; x=1711969796; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7IUPR9d02dtJIVzX3UuZrrXfP4OKmNv4PgS6wUBZYrw=; b=rLBkRo2LfbUMNqxwTmQkjmGfEvWJKwHO36/zO/JIpMVHU32zIRWx0CAaQAfZY6zu6V ybqvwow1WXIavjJJLijhEDFqo3eO1ypcjNTYHGe0KivDqC1jSqjwZSqsQ0JPpUQOdjCk eQx+ol9xGuaqUr8fjKDhBADKLo+PTfrYnnuK0rtF8xDEjAkjG7qibeR4PPBLaNSaUoGd 3fZeRXCG7crGo9NW2UncxR5Dqg6oXKMioXshXdQ4nXtMS2ydWMT32z10W7AoqqA6QQiz ErylOjDaRxZyWp8xSgOmcKE9zgnDkkSOpp3Z8iAXLBiCMvdTUGbE/0W1ThtlVjWRxpj7 HiZg== X-Forwarded-Encrypted: i=1; AJvYcCVLl31TbuZlvz+S2uNYeFOVpxomwe93zb3UMgkUkkeOMcgX3QQweNW7/DL81X1LD/Yh+C8Iwi/cOR/4VZwJ1JLWiVuXoCPnbNrVz+RZ X-Gm-Message-State: AOJu0YwuRGhAPox1KwY80LvotCAojZdt93yU9p3gQkXaUrhSQlhEgkZ0 3yfibTMkQNJPWpKhrRioFmy943oyDz/FWWFfDG0+7Eoq1bK1Hkkz8fh2ukSxAwhagoG6M/eMfN/ 7pnK49A== X-Google-Smtp-Source: AGHT+IEDzapRzBUhD8Wikei+Fe01fhmJ44zHGQuzWGYETfbOY6sW484hiwXhMxRzNCWm+NyWQJl15Q== X-Received: by 2002:a17:907:9487:b0:a47:53b2:2045 with SMTP id dm7-20020a170907948700b00a4753b22045mr2605709ejc.3.1711364995658; Mon, 25 Mar 2024 04:09:55 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:09:55 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:48 +0100 Subject: [PATCH v11 2/7] clk: meson: add vclk driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-2-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=7703; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=Smlla1YZJOXz+za+ZZXCQUR8f4zJcKmwkP7WPfkHnjw=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt8lufmJtSUzrk5JX5BRPCbAsKVAfZDz2r2ClgZ Lmdr8L+JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfAAKCRB33NvayMhJ0SMxD/ 9G3+ufv4b2MeR5wblBw1a0iT81X5deO0bxyyUyryPjkStmsKMPVnagRriJT1iNhAlrLLaVdiAjua3u vQGdLoV6m45Vg3aO3rV+IQ3XVjrmi3rw7UT2YukMgKrRMQooFilE4+0IEb5H0uN674HF1/Zdab+GO0 oJa+LxFiin1SjOc+kkTlUEF7dGOfC0AaZGgFM9Z8ubDojWJxhY/G11AN9iABpnBCu44w5gj/EaS4up 8Co/bHBq7X/eiH8dkillauBRvkzgOlvDJv3NMiYXOh0JeIAuHgGTiuauKX3VOLnaK+VnRX4439w58t 9jDJSt8hcVq07OnNCeHtj51Kk3ZWIkMSEFZqeo7v2lW78lTjlqjRiBa0NY6/d+Swctqtka8anWo44+ Exyfxmd+ay1l+U+M+fyK7I6zzT8blI2iCj/D0rBV7Fz3ygOymkgmjX70q/AzOOgUit09rDOq+z4S9w bp4LFDtQZ3nh8zuUlgxXQyHHkBtEwFZ1Uj2d5ZDu79zLUhTWj3bWya3g+OVK8HIPEb/oW/xeGwepw+ wk0mdwuomBydWZG5qmYd3w8gKpyKr6CFzYhI/Mwd4+lr6c1drFEXzjU75wjkwJSfBWNmxXxc5Yui/x f1AAjIC6pGeBos9pbkem6atXcG+B0oFgz3vsYdPXjSXRFMFtS3LRUO010ToA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE The VCLK and VCLK_DIV clocks have supplementary bits. The VCLK gate has a "SOFT RESET" bit to toggle after the whole VCLK sub-tree rate has been set, this is implemented in the gate enable callback. The VCLK_DIV clocks as enable and reset bits used to disable and reset the divider, associated with CLK_SET_RATE_GATE it ensures the rate is set while the divider is disabled and in reset mode. The VCLK_DIV enable bit isn't implemented as a gate since it's part of the divider logic and vendor does this exact sequence to ensure the divider is correctly set. Signed-off-by: Neil Armstrong --- drivers/clk/meson/Kconfig | 4 ++ drivers/clk/meson/Makefile | 1 + drivers/clk/meson/vclk.c | 141 +++++++++++++++++++++++++++++++++++++++++= ++++ drivers/clk/meson/vclk.h | 51 ++++++++++++++++ 4 files changed, 197 insertions(+) diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index 29ffd14d267b..8a9823789fa3 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -30,6 +30,10 @@ config COMMON_CLK_MESON_VID_PLL_DIV tristate select COMMON_CLK_MESON_REGMAP =20 +config COMMON_CLK_MESON_VCLK + tristate + select COMMON_CLK_MESON_REGMAP + config COMMON_CLK_MESON_CLKC_UTILS tristate =20 diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile index 9ee4b954c896..9ba43fe7a07a 100644 --- a/drivers/clk/meson/Makefile +++ b/drivers/clk/meson/Makefile @@ -12,6 +12,7 @@ obj-$(CONFIG_COMMON_CLK_MESON_PLL) +=3D clk-pll.o obj-$(CONFIG_COMMON_CLK_MESON_REGMAP) +=3D clk-regmap.o obj-$(CONFIG_COMMON_CLK_MESON_SCLK_DIV) +=3D sclk-div.o obj-$(CONFIG_COMMON_CLK_MESON_VID_PLL_DIV) +=3D vid-pll-div.o +obj-$(CONFIG_COMMON_CLK_MESON_VCLK) +=3D vclk.o =20 # Amlogic Clock controllers =20 diff --git a/drivers/clk/meson/vclk.c b/drivers/clk/meson/vclk.c new file mode 100644 index 000000000000..3ea813a0a995 --- /dev/null +++ b/drivers/clk/meson/vclk.c @@ -0,0 +1,141 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2024 Neil Armstrong + */ + +#include +#include "vclk.h" + +/* The VCLK gate has a supplementary reset bit to pulse after ungating */ + +static inline struct meson_vclk_gate_data * +clk_get_meson_vclk_gate_data(struct clk_regmap *clk) +{ + return (struct meson_vclk_gate_data *)clk->data; +} + +static int meson_vclk_gate_enable(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_gate_data *vclk =3D clk_get_meson_vclk_gate_data(clk); + + meson_parm_write(clk->map, &vclk->enable, 1); + + /* Do a reset pulse */ + meson_parm_write(clk->map, &vclk->reset, 1); + meson_parm_write(clk->map, &vclk->reset, 0); + + return 0; +} + +static void meson_vclk_gate_disable(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_gate_data *vclk =3D clk_get_meson_vclk_gate_data(clk); + + meson_parm_write(clk->map, &vclk->enable, 0); +} + +static int meson_vclk_gate_is_enabled(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_gate_data *vclk =3D clk_get_meson_vclk_gate_data(clk); + + return meson_parm_read(clk->map, &vclk->enable); +} + +const struct clk_ops meson_vclk_gate_ops =3D { + .enable =3D meson_vclk_gate_enable, + .disable =3D meson_vclk_gate_disable, + .is_enabled =3D meson_vclk_gate_is_enabled, +}; +EXPORT_SYMBOL_GPL(meson_vclk_gate_ops); + +/* The VCLK Divider has supplementary reset & enable bits */ + +static inline struct meson_vclk_div_data * +clk_get_meson_vclk_div_data(struct clk_regmap *clk) +{ + return (struct meson_vclk_div_data *)clk->data; +} + +static unsigned long meson_vclk_div_recalc_rate(struct clk_hw *hw, + unsigned long prate) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + + return divider_recalc_rate(hw, prate, meson_parm_read(clk->map, &vclk->di= v), + vclk->table, vclk->flags, vclk->div.width); +} + +static int meson_vclk_div_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + + return divider_determine_rate(hw, req, vclk->table, vclk->div.width, + vclk->flags); +} + +static int meson_vclk_div_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + int ret; + + ret =3D divider_get_val(rate, parent_rate, vclk->table, vclk->div.width, + vclk->flags); + if (ret < 0) + return ret; + + meson_parm_write(clk->map, &vclk->div, ret); + + return 0; +}; + +static int meson_vclk_div_enable(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + + /* Unreset the divider when ungating */ + meson_parm_write(clk->map, &vclk->reset, 0); + meson_parm_write(clk->map, &vclk->enable, 1); + + return 0; +} + +static void meson_vclk_div_disable(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + + /* Reset the divider when gating */ + meson_parm_write(clk->map, &vclk->enable, 0); + meson_parm_write(clk->map, &vclk->reset, 1); +} + +static int meson_vclk_div_is_enabled(struct clk_hw *hw) +{ + struct clk_regmap *clk =3D to_clk_regmap(hw); + struct meson_vclk_div_data *vclk =3D clk_get_meson_vclk_div_data(clk); + + return meson_parm_read(clk->map, &vclk->enable); +} + +const struct clk_ops meson_vclk_div_ops =3D { + .recalc_rate =3D meson_vclk_div_recalc_rate, + .determine_rate =3D meson_vclk_div_determine_rate, + .set_rate =3D meson_vclk_div_set_rate, + .enable =3D meson_vclk_div_enable, + .disable =3D meson_vclk_div_disable, + .is_enabled =3D meson_vclk_div_is_enabled, +}; +EXPORT_SYMBOL_GPL(meson_vclk_div_ops); + +MODULE_DESCRIPTION("Amlogic vclk clock driver"); +MODULE_AUTHOR("Neil Armstrong "); +MODULE_LICENSE("GPL v2"); diff --git a/drivers/clk/meson/vclk.h b/drivers/clk/meson/vclk.h new file mode 100644 index 000000000000..20b0b181db09 --- /dev/null +++ b/drivers/clk/meson/vclk.h @@ -0,0 +1,51 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2024 Neil Armstrong + */ + +#ifndef __VCLK_H +#define __VCLK_H + +#include "clk-regmap.h" +#include "parm.h" + +/** + * struct meson_vclk_gate_data - vclk_gate regmap backed specific data + * + * @enable: vclk enable field + * @reset: vclk reset field + * @flags: hardware-specific flags + * + * Flags: + * Same as clk_gate except CLK_GATE_HIWORD_MASK which is ignored + */ +struct meson_vclk_gate_data { + struct parm enable; + struct parm reset; + u8 flags; +}; + +extern const struct clk_ops meson_vclk_gate_ops; + +/** + * struct meson_vclk_div_data - vclk_div regmap back specific data + * + * @div: divider field + * @enable: vclk divider enable field + * @reset: vclk divider reset field + * @table: array of value/divider pairs, last entry should have div =3D 0 + * + * Flags: + * Same as clk_divider except CLK_DIVIDER_HIWORD_MASK which is ignored + */ +struct meson_vclk_div_data { + struct parm div; + struct parm enable; + struct parm reset; + const struct clk_div_table *table; + u8 flags; +}; + +extern const struct clk_ops meson_vclk_div_ops; + +#endif /* __VCLK_H */ --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FEDA15219A for ; Mon, 25 Mar 2024 11:09:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365000; cv=none; b=gN5cei4u8k0LJ/j5r2Lz834bkXErrrqBgzuF4DZq5Q15vGwXPFXuCyGgbg5i6neJvoCtzIugWZrdZx9CjjOOVvl0IVuGh+dXS1m7hAtn5fck50UMijksMHdrvflZ8S66pHgHFhLRGdvQzKTGwAhEeu8vFdMTql5MuPAq5RtmBQI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365000; c=relaxed/simple; bh=hnsfiSsJKInr4JylyhW7C8X4DcUP5JxEtf5koT8x+g4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eLByP7zAPbWk7hnv7rXu3EC8yYAPDJE7ngl9cNUgNIJM4I7MQ+2V/iEf00uG0dqLIBV+6SZt+PBieugZ1ep1v8PxeycCz2av69F57j1biJMzxzr/Fx5q1BdDbjQPQFLBzse1M2x7baqgDzkmsUwR3Ka60A6bkcWy5SEIgnmeoyg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=OqZzTyzl; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="OqZzTyzl" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-56c01c2e124so1714410a12.0 for ; Mon, 25 Mar 2024 04:09:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711364997; x=1711969797; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZkiDF6CyURpbjnTnlPpjl05T1hEzDiWol01BVqEjgn0=; b=OqZzTyzlPSDtrzS3A8kWEfX6hk/0mDanMqjsH2PiWAy7ljlnwKtWbRD4ZasB+gcKy5 kewhrY1qAlOsG4PNv7yAtPft68jdP0vDR/Zncm+mbpgLtbq7lhTaCJbNIm22ONOM9Sdk TQb0sNTBrYZK4UHvVLxLLRpjPp0PStybYNaG86PXgTIdbCk+pLhCAfAXDQnSo6131hU+ dZT9Up7MeMl/UdE93KLsJ8KqJNwDEqSbAjZNy9U/4LlivVkzJ/Sq+2wXKNUQNtO0kh55 s1uoiSOjh8UHo/h+iSPLruL18ZrMMlkPfdQmilYIG4IDJSCCajGwXwKH6vCDqkNxvfvA nXdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711364997; x=1711969797; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZkiDF6CyURpbjnTnlPpjl05T1hEzDiWol01BVqEjgn0=; b=gAEfL7IjDClMVPhICgu9SmMgTGD4OQdNxF1bKPNU3Q0YA5e2o+iNUrR8+//F2n43lW Bo2d9eTv1CrKdyk6ZG94DDDLqo/aWH/gn5zIiGL0BZH00AFLww0xcXEXq+6FUnZZ/OJq /Zoinx2etctRsrz3E/jCJZK8aNe3k8nKckyUWOv4mR3CZsm+iIuMFxB1q5haVPoBms0x LRbm4nLyEZqrJqewnIKjYK3kqQokRZWOEI8NFk+4eSBR2k/Bew+wquLY/gEodB1r0IqD /7IZcVLOkKGyQa1IZblgmdj13pJfw6cwHV2a3kMnmuz+TECi5Oge2AehT9betLv7vBqw Oc6g== X-Forwarded-Encrypted: i=1; AJvYcCXjE4VZfgMJKQhiS4N94ap0uZpIOQh642WKKtM4acZgXIi4Oib1v4LxK5/EZBeEHJntKvDTdcxChME19CHOm9UnNi4ANPmiN/sk6q6/ X-Gm-Message-State: AOJu0YxnhDLI7S0kVoX2rmqxO7nE7S454MJICzD8Lmb340FxdhXDUo80 KXidL8s39TPi+QhXcDnQoKsXRqaTSvknvZzBPJV8w6uwsQGSE9DePjLvNFrk+QAmpGGplRn9HP0 aEaHbTg== X-Google-Smtp-Source: AGHT+IH9TSrIC7QtJmG03uKPHI/ELP1eaER4qsSJYwbOZWNokRrIEfgYq/tcfovPtsZPYh42Ua+sNg== X-Received: by 2002:a17:906:94e:b0:a46:b4c7:341c with SMTP id j14-20020a170906094e00b00a46b4c7341cmr4381705ejd.58.1711364996940; Mon, 25 Mar 2024 04:09:56 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:09:56 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:49 +0100 Subject: [PATCH v11 3/7] clk: meson: g12a: make VCLK2 and ENCL clock path configurable by CCF Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-3-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=8195; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=hnsfiSsJKInr4JylyhW7C8X4DcUP5JxEtf5koT8x+g4=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt9/A/6HByhZ4Me2YdPSbrWA7xwKr5A8fgQaIsI 3xfHXWKJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfQAKCRB33NvayMhJ0eknEA DL1fA1oGxXTuOcm2I7RkRz5exbQYM/tbnx0isdM53QjxzMylI8nV5lKJoIN3/hgV/Nr9VR48YeDmw0 VoYtLei4XZKjoqZks4k/zbr6IYyvHFlDep/eNtkqKMEQQD7efb6PWikhkcIWqghdWbhpJ0X+2LdoS4 7pfXjiSZvDUJ1p71+ySAkSStVcvFfUI+aI1+2RMgf+OoJQgGDc6M2BhzS8N/aSgN78rDGwKAFV8gQM XmHLvKIcK+G+qVNvTiMiC35TqUejT6J4olAm9euh9RM6K36GkIfL3p+sisaxwpTV4H+2YPYcQRbaoT 1j0NBXfF6GVtnuf3ovWOcAY94lKnYLGPZwp49VqmauVrEd6PCpoyd/ToQR3udo4o9kIq0v90oQq5pS ZX0sZ5zgeelWGWi5H+shGtj9zdMUHNJSoXxf/I2t0LySBkASh2iKMB+2CPjJsNzrXuTkOd/QTGiLq+ J84JEyELVcwD/JYiP4Nz3Fex7hURDQ6hEjAFP4DbdZqHeoL4S5GzMrsv1kyhzn8/n+N4iy2mOl8vT2 N+Av03kUON/yNrsYSZmDTG+FmC2iQ7CkUuQqOqDAsH0rgtBMz9hT09kMosRaB0jztO0l9pYFr3hBV0 2Tl/RKBODngA0k6xakLKjJyIeygzVvaehfkP1tAGVg+3RbjdFDzujeUQdxbw== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE In order to setup the DSI clock, let's make the unused VCLK2 clock path configuration via CCF. The nocache option is removed from following clocks: - vclk2_sel - vclk2_input - vclk2_div - vclk2 - vclk_div1 - vclk2_div2_en - vclk2_div4_en - vclk2_div6_en - vclk2_div12_en - vclk2_div2 - vclk2_div4 - vclk2_div6 - vclk2_div12 - cts_encl_sel vclk2 and vclk2_div uses the newly introduced vclk regmap driver to handle the enable and reset bits. In order to set a rate on cts_encl via the vclk2 clock path, the NO_REPARENT flag is set on cts_encl_sel & vclk2_sel in order to keep CCF from selection a parent. The parents of cts_encl_sel & vclk2_sel are expected to be defined in DT or manually set by the display driver at some point. The following clock scheme is to be used for DSI: xtal \_ gp0_pll_dco \_ gp0_pll |- vclk2_sel | \_ vclk2_input | \_ vclk2_div | \_ vclk2 | \_ vclk2_div1 | \_ cts_encl_sel | \_ cts_encl -> to VPU LCD Encoder |- mipi_dsi_pxclk_sel \_ mipi_dsi_pxclk_div \_ mipi_dsi_pxclk -> to DSI controller The mipi_dsi_pxclk_div is set as bypass with a single /1 entry in div_table in order to use the same GP0 for mipi_dsi_pxclk and vclk2_input. The SET_RATE_PARENT is only set on the mipi_dsi_pxclk_sel clock so the DSI bitclock is the reference base clock to calculate the vclk2_div value when pixel clock is set on the cts_encl endpoint. Signed-off-by: Neil Armstrong --- drivers/clk/meson/Kconfig | 1 + drivers/clk/meson/g12a.c | 72 ++++++++++++++++++++++++++++++++++---------= ---- 2 files changed, 53 insertions(+), 20 deletions(-) diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index 8a9823789fa3..59a40a49f8e1 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -144,6 +144,7 @@ config COMMON_CLK_G12A select COMMON_CLK_MESON_EE_CLKC select COMMON_CLK_MESON_CPU_DYNDIV select COMMON_CLK_MESON_VID_PLL_DIV + select COMMON_CLK_MESON_VCLK select MFD_SYSCON help Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2 diff --git a/drivers/clk/meson/g12a.c b/drivers/clk/meson/g12a.c index 90f4c6103014..083882e53b65 100644 --- a/drivers/clk/meson/g12a.c +++ b/drivers/clk/meson/g12a.c @@ -22,6 +22,7 @@ #include "clk-regmap.h" #include "clk-cpu-dyndiv.h" #include "vid-pll-div.h" +#include "vclk.h" #include "meson-eeclk.h" #include "g12a.h" =20 @@ -3165,7 +3166,7 @@ static struct clk_regmap g12a_vclk2_sel =3D { .ops =3D &clk_regmap_mux_ops, .parent_hws =3D g12a_vclk_parent_hws, .num_parents =3D ARRAY_SIZE(g12a_vclk_parent_hws), - .flags =3D CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + .flags =3D CLK_SET_RATE_NO_REPARENT, }, }; =20 @@ -3193,7 +3194,6 @@ static struct clk_regmap g12a_vclk2_input =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2_sel.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, }, }; =20 @@ -3215,19 +3215,32 @@ static struct clk_regmap g12a_vclk_div =3D { }; =20 static struct clk_regmap g12a_vclk2_div =3D { - .data =3D &(struct clk_regmap_div_data){ - .offset =3D HHI_VIID_CLK_DIV, - .shift =3D 0, - .width =3D 8, + .data =3D &(struct meson_vclk_div_data){ + .div =3D { + .reg_off =3D HHI_VIID_CLK_DIV, + .shift =3D 0, + .width =3D 8, + }, + .enable =3D { + .reg_off =3D HHI_VIID_CLK_DIV, + .shift =3D 16, + .width =3D 1, + }, + .reset =3D { + .reg_off =3D HHI_VIID_CLK_DIV, + .shift =3D 17, + .width =3D 1, + }, + .flags =3D CLK_DIVIDER_ROUND_CLOSEST, }, .hw.init =3D &(struct clk_init_data){ .name =3D "vclk2_div", - .ops =3D &clk_regmap_divider_ops, + .ops =3D &meson_vclk_div_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2_input.hw }, .num_parents =3D 1, - .flags =3D CLK_GET_RATE_NOCACHE, + .flags =3D CLK_SET_RATE_GATE, }, }; =20 @@ -3246,16 +3259,24 @@ static struct clk_regmap g12a_vclk =3D { }; =20 static struct clk_regmap g12a_vclk2 =3D { - .data =3D &(struct clk_regmap_gate_data){ - .offset =3D HHI_VIID_CLK_CNTL, - .bit_idx =3D 19, + .data =3D &(struct meson_vclk_gate_data){ + .enable =3D { + .reg_off =3D HHI_VIID_CLK_CNTL, + .shift =3D 19, + .width =3D 1, + }, + .reset =3D { + .reg_off =3D HHI_VIID_CLK_CNTL, + .shift =3D 15, + .width =3D 1, + }, }, .hw.init =3D &(struct clk_init_data) { .name =3D "vclk2", - .ops =3D &clk_regmap_gate_ops, + .ops =3D &meson_vclk_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2_div.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3339,7 +3360,7 @@ static struct clk_regmap g12a_vclk2_div1 =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3353,7 +3374,7 @@ static struct clk_regmap g12a_vclk2_div2_en =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3367,7 +3388,7 @@ static struct clk_regmap g12a_vclk2_div4_en =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3381,7 +3402,7 @@ static struct clk_regmap g12a_vclk2_div6_en =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3395,7 +3416,7 @@ static struct clk_regmap g12a_vclk2_div12_en =3D { .ops =3D &clk_regmap_gate_ops, .parent_hws =3D (const struct clk_hw *[]) { &g12a_vclk2.hw }, .num_parents =3D 1, - .flags =3D CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3461,6 +3482,7 @@ static struct clk_fixed_factor g12a_vclk2_div2 =3D { &g12a_vclk2_div2_en.hw }, .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3474,6 +3496,7 @@ static struct clk_fixed_factor g12a_vclk2_div4 =3D { &g12a_vclk2_div4_en.hw }, .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3487,6 +3510,7 @@ static struct clk_fixed_factor g12a_vclk2_div6 =3D { &g12a_vclk2_div6_en.hw }, .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3500,6 +3524,7 @@ static struct clk_fixed_factor g12a_vclk2_div12 =3D { &g12a_vclk2_div12_en.hw }, .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, }, }; =20 @@ -3561,7 +3586,7 @@ static struct clk_regmap g12a_cts_encl_sel =3D { .ops =3D &clk_regmap_mux_ops, .parent_hws =3D g12a_cts_parent_hws, .num_parents =3D ARRAY_SIZE(g12a_cts_parent_hws), - .flags =3D CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + .flags =3D CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, }, }; =20 @@ -3717,15 +3742,22 @@ static struct clk_regmap g12a_mipi_dsi_pxclk_sel = =3D { .ops =3D &clk_regmap_mux_ops, .parent_hws =3D g12a_mipi_dsi_pxclk_parent_hws, .num_parents =3D ARRAY_SIZE(g12a_mipi_dsi_pxclk_parent_hws), - .flags =3D CLK_SET_RATE_NO_REPARENT, + .flags =3D CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, }, }; =20 +/* Force as bypass by forcing a single /1 table entry, and not rely of boo= t value */ +static const struct clk_div_table g12a_mipi_dsi_pxclk_div_table[] =3D { + { .val =3D 0, .div =3D 1 }, + { /* sentinel */ }, +}; + static struct clk_regmap g12a_mipi_dsi_pxclk_div =3D { .data =3D &(struct clk_regmap_div_data){ .offset =3D HHI_MIPIDSI_PHY_CLK_CNTL, .shift =3D 0, .width =3D 7, + .table =3D g12a_mipi_dsi_pxclk_div_table, }, .hw.init =3D &(struct clk_init_data){ .name =3D "mipi_dsi_pxclk_div", --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DDC6157E8C for ; Mon, 25 Mar 2024 11:10:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365002; cv=none; b=iZ4dkJT+u49bfAsF2C2cI6npXYVtW4RinfIU4bUbyfjX0QBihg6zGsqHe1djw1AdDQISa8tipveBXB2yeLVtrv6p3ZKiOoI8uHbujBwoOnpK79r6kAXTyk83YTEmC+UmnAa/pw4GnuIxq10lnWVs3houjJw1T1Gw1wXSi1aTY08= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365002; c=relaxed/simple; bh=IE7LBQJSwmFpro9NRvngqeq31VcV/n9f72AsydUqbws=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KSNf/E9+PhqDyxyJAMAotytneluXUW1pVtKUbF9YOXv6tUnygaxyS95/Qh/TZdlFx5LFAo9XW/tc7b+md/tYZq9w+HZyxQqiyns0O/uWg/IghfAmoLEwcxwswLI7tBsW8ksM1xSyGXjisv4DVtBPRKqhkTGujxHOQMDAQTJTB5U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jWtycFXT; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jWtycFXT" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-a46a7208eedso578966066b.0 for ; Mon, 25 Mar 2024 04:10:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711364998; x=1711969798; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/kTGO29vezq1Gc7J5O9OI72ko2OnA3sM69gX9LY6c8Y=; b=jWtycFXTyi34MnZP/tXHD0kcYVD8pw3CgtnQd8+PqcjdqYEvb5rn69OEz7t5URqlX4 bPWNeJtScSuKqdXv/zBP7OZTuehsz+FLjiJCBh5nmmfzRRZl9csbPjtrq9z/qOmd7Kqg uy7/l0HKJYZk5aAdrPArtYRgjKW7zJaTKoquJxQlfvhu074mbo+edDzTL65lk2SKIFI7 lvQQMt0EzPy99l5o5klceHiBSVF8gKroqIQJWkcmXflgW5JHQfYIs9dCPDabXZoc83Iw KIUJFK5t1pDf4sj9hx5DAqHquK3R6sB4en9GtxjRrO0wBEbyXBgOnKkqycJ7MouOVnsL c/Gg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711364998; x=1711969798; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/kTGO29vezq1Gc7J5O9OI72ko2OnA3sM69gX9LY6c8Y=; b=pl68TLhym3/Elhh2/UnSmt8yZ7ywlB0tv2XygKayNPPUfvIM0t/gA8ARzSY93DDu6W G9O0VPUL+c3HznnWm/d9JU0PCHrIBnhfNEl97t8YtS14PbYZA+n0+YUElX8GxsJO3nrg w1MvdadFe2n0NA4dPTyfvVFdq18Our1DdQtS1e3n/lzNrTryAX2wBEEbtP4+PxkM6Mvv /212q1afBJfTE5UcJncT5lNMSrJvTqoinSTjMbl6UWKlYkZhqt0oDTZ+JeHNN5xDUT7O I1vQbe3wr0xQ6AFHYgUh3eLOC7yBZqu6fiI0/w9ZB0GGz3iusqMKWdVfaPxrQRUp7AwD ozQg== X-Forwarded-Encrypted: i=1; AJvYcCXrL7+MLBGOQf9c9SprU55CjnCjtqZEOTo6LUBNxMTAKSvDWj3Q/UlQ4MDppeZp0fYcC4467I0at9Rbv9aPqHLSDL6LwPmupdzVon36 X-Gm-Message-State: AOJu0YzUeI2ohMiduz34ThYQKnlMMoy1kNBtE70IZv76Cvh89LxW9/vb PrEUvQC7qmX9HSFEYw3y5mFm7unxDGKWAqb3AKina29WbeJcliM3UsnuLBD4U+Jb9hHAFBOcxTj MVYFXcQ== X-Google-Smtp-Source: AGHT+IHd2loUo9esvRyCMJmbLmzeubWwPmclSwwr5gWi/CXFBjKiq/1gx79j0VlUc5MnXrG6uSfvvg== X-Received: by 2002:a17:906:ae8e:b0:a47:52ff:194d with SMTP id md14-20020a170906ae8e00b00a4752ff194dmr2271273ejb.35.1711364998404; Mon, 25 Mar 2024 04:09:58 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:09:57 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:50 +0100 Subject: [PATCH v11 4/7] drm/meson: gate px_clk when setting rate Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-4-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1213; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=IE7LBQJSwmFpro9NRvngqeq31VcV/n9f72AsydUqbws=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt9++1oPrnjR7tTQa1Ol0n8wYjRZy17oMVcXzVP cqgFiMeJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfQAKCRB33NvayMhJ0WMUEA CXRnTt7k4f4HAGknmsHODxGaAF/HThv+ptZ8CFtkMmHBbZzN4J3Gk11mdKg/k9ZWwRokrDvuupCdwO f8NLV62azMhLxpsx1FsDjVqVgUhV04e7OcSzfYkpWjloXO7V3G1r7g1d1mANLIomYCi2uW7R9gF21R qJGaGaVLkmPUBy5VYkOQSPSCjd4PkRFqQ1ZwiiCP23DNRdICPkIPfy8MUqZtlJlMaSHm/bIMxlFJGO DayCAnXbINnd4HFG8DOOsnLi936dtQwF39hAZf+PAygwBV/0ctv0pAmQdLcQw3ySQqb2gam9S6YTMH ixSV0Iro8prstkZZU4TdtBSzF9iMsk0eLHGyxBBPWEig8Qb+3fYlZ2zv4YJqrz26X1B7Edv75W0oBP 0wH4a7+UKe5aGkcTJ8/aOipwnV0EDf6suxY0b3WsTpOSLmUJ12PjCFUxJkpDIlcA2rP+bnZSMzwCwS y2QCfsbvlYWQje9Q6YwJiBIOcbsJJCcpgb8XmMtE9HiH2S8yNMmBUTSZPYYqb8vHGEwHOuhMO65B9l zSNqFchB8ORbgObxgDfKOe4T9Ngu1ZPAiIMY7GlofBfzu0bpVMeonZ16WymC86Y0WLYqQjBy3fsjZ1 DlekGujVu8UOStOHsh5Gwvp10BAJs4tb10Zxs+P2Nk/3dz/wXVipm/M/hONA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Disable the px_clk when setting the rate to recover a fully configured and correctly reset VCLK clock tree after the rate is set. Fixes: 77d9e1e6b846 ("drm/meson: add support for MIPI-DSI transceiver") Signed-off-by: Neil Armstrong --- drivers/gpu/drm/meson/meson_dw_mipi_dsi.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/gpu/drm/meson/meson_dw_mipi_dsi.c b/drivers/gpu/drm/me= son/meson_dw_mipi_dsi.c index a6bc1bdb3d0d..a10cff3ca1fe 100644 --- a/drivers/gpu/drm/meson/meson_dw_mipi_dsi.c +++ b/drivers/gpu/drm/meson/meson_dw_mipi_dsi.c @@ -95,6 +95,7 @@ static int dw_mipi_dsi_phy_init(void *priv_data) return ret; } =20 + clk_disable_unprepare(mipi_dsi->px_clk); ret =3D clk_set_rate(mipi_dsi->px_clk, mipi_dsi->mode->clock * 1000); =20 if (ret) { @@ -103,6 +104,12 @@ static int dw_mipi_dsi_phy_init(void *priv_data) return ret; } =20 + ret =3D clk_prepare_enable(mipi_dsi->px_clk); + if (ret) { + dev_err(mipi_dsi->dev, "Failed to enable DSI Pixel clock (ret %d)\n", re= t); + return ret; + } + switch (mipi_dsi->dsi_device->format) { case MIPI_DSI_FMT_RGB888: dpi_data_format =3D DPI_COLOR_24BIT; --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADF91156F3A for ; Mon, 25 Mar 2024 11:10:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365003; cv=none; b=hYTi34yZ6P04gRAvXZtFc3JbWf09hKKp9Ke5lqXaQ4JTKPTokCu2ywxpKnWnG5ivJ83QscoMtdi2zgl52J39bKrvsNh1aXCZZscKv8TZRV5hrz5jc60RfTemiz922bzlD2SQT/JboT6NSGUERPr6fjtdP9L0dkUK8aEUNZuct1c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365003; c=relaxed/simple; bh=hinQajAEakYqxJaAvUFt65KdqGEthzlwyiYxmTWLSwo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qs9mEz3snDJAears3APcUBNJvkBlUH0uYoCmAu6oozVUUHwT6EGCoLt+KyQiI9wz5ChaJ9Bh809+BEBhH5y/gHC/VA+ogubiRUhJ3bjRAnaxHfpeCot9TVp0n8jo5BzAYs0c6AW4tjd6nUughX5F7EUImwPRaq/5kfs+o6bYMek= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jAvr4uNN; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jAvr4uNN" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-a470d7f77eeso525934666b.3 for ; Mon, 25 Mar 2024 04:10:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711365000; x=1711969800; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=c50DZO+Qx5CrKtjcEqrQpx6F5muY2d18uAtSUCAhezE=; b=jAvr4uNNbAP3ACcYea1Pfoo0OVoccnRznpIRAAF+n8HAbs8TKmjhua9wlrgYxYq9zI o4uxYVR2zSztUWx4fwWio/8WIdS+67qtFjXaVq0P+THFPa0CYYW/4Ax3NqwBcJYXfgjX xKtXDg+d0A/ipA8uUMSFybvmWhIfXMoMyYbXWs6P3w0FWiT3nTcBPd4nnk09ACKcL2Jy rfJWpJdJeCJ22h9Mw8TYUXvVwaaJQltqCougVMO47vzJ2L5a+ZAJzGwIun6MQe5vpFmG CcY+xQg1TT9Ut3aY1g64fyhQuCvx6tDj7wwzP9fwqZ4RKQz0rSCOSfUNVz70OqkoHHCu pb5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711365000; x=1711969800; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=c50DZO+Qx5CrKtjcEqrQpx6F5muY2d18uAtSUCAhezE=; b=Dj6BLIotTNklli8TAV5QJ34zXTSpx1UzPdLrX5UyzHOzY4+6rppyFL3+cES/oiSMD6 L4RVh11UAiu3VmqXv1zE3Tlgn7SE+jqaYVzgsR6KgI/7xOvzZm52hd0U5WhvrqzxabL7 yro4KGVvCSbg/QHar6fTZDL0BT++ArubKJOVVi9OndZMYuuWIxfAWg88ZEozC45z8QTr CagfynNLCqZNpTot3lPEM2o1/8kX1c8/iozG+j7BiRjZhpcziQGI8qPgf6DoRm0Fyze/ Vu0FdAXs8EOcApN4+n+Q4VPze82FFh7r+1uFz3gc3GeaU+W9GZp/jFEsOPBHh187C9Bt 9AXQ== X-Forwarded-Encrypted: i=1; AJvYcCW4jy7hENuME8gY7nFbYnj5ZyWCXO8wR8oBYJ71CnP5Sov53hDIgoVxIF9mycjwmAO3EF2iqXuX9r37/yAjeN5X+WVGaWxkint8zv/M X-Gm-Message-State: AOJu0YyO0DM/EZjEbrCibb3s/tG/1lThyrO7GMI1jMW1nj+EF92ahymm ZYwbZe8JKFHA/Ttym+gXYvrJ+7nv9dZ+/NLJvI85pfEHKcAHb98oBd6JNshYOPG4OoIC1yNw46Y d9RvNrQ== X-Google-Smtp-Source: AGHT+IGJCn/q3TzZQ/sfcU2QtBH0NrHSyetkQMtYJg1jSoVYaJ2sk3brXJ7gWcgR4ptjTbLqURKNtA== X-Received: by 2002:a17:906:f90e:b0:a46:ed93:b37d with SMTP id lc14-20020a170906f90e00b00a46ed93b37dmr5205109ejb.9.1711364999833; Mon, 25 Mar 2024 04:09:59 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:09:59 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:51 +0100 Subject: [PATCH v11 5/7] arm64: meson: g12-common: add the MIPI DSI nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-5-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3028; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=hinQajAEakYqxJaAvUFt65KdqGEthzlwyiYxmTWLSwo=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt+AlXm33R5US/QFy5tRjSgAFV3tRQPAr8s2ioG 3r1mCYKJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfgAKCRB33NvayMhJ0fqVEA DH4KjqxSXHBDe7fYDf4/7JFLNdGDuPCsrGV30L6WP29u1xPXx8RA16knTkwN4NjPDRJ7/hg9qx3gHj rAHFrPJZuJcJZP6ZFbQAVCyzxNDYxuoe9+2mp2kngm0mDdnzQiXGP2ND86E/EZoF48VaCTt1/GwENF V2/7WLfRENSQ5o+Fp/q6089QO2AqoS7OGeU8SqcrobaXx9f7uu+VbnI/nIS6NyRm6pCrVxSNUaDPTY DJXZyAnlpu3Kb44ko4Fd4ZxsGbBB5T1TlyzPU4hFTQwa9NDLOdHd0aHb278cZwd0m5myV123oslk9C 0J2psO2GAxjDPRskOMVwc3mipCd6ccF4yPcavOOcnvaaxMl+K6gBEq5eGxhsC0CZYlefg36wCdgV04 GYwMz94q7tZd+RPZsCQK7fYf301VwJwD5lR9bADXDDPARtsMfpH/BLbzw6Ti0sacRM0wxDCKKD5Yyc oAEXYjwKXFngzmbzRuMa5fILyfs8WfInzlIc5M1JqTP0kw+9bswadgDwAhho1aKfiqiyD4i3NoZCe4 571PHO31eYCO3vnMj0j91ulFccBgMnF7KpoqgWcWv2eXuI/A7k5S8fw8KlLEjdsvRQxmQfEDKRMTc9 00zlIr0LGVr+p7/lMJdNonubsZKEl3aTO3xCSlN/9AVGB+T4YJfXrWsy04Pg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the MIPI DSI Analog & Digital PHY nodes and the DSI control nodes with proper port endpoint to the VPU. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi | 70 +++++++++++++++++++= ++++ 1 file changed, 70 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi b/arch/arm64= /boot/dts/amlogic/meson-g12-common.dtsi index 9d5eab6595d0..b058ed78faf0 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi @@ -1663,9 +1663,28 @@ pwrc: power-controller { <250000000>, <0>; /* Do Nothing */ }; + + mipi_analog_dphy: phy { + compatible =3D "amlogic,g12a-mipi-dphy-analog"; + #phy-cells =3D <0>; + status =3D "disabled"; + }; }; }; =20 + mipi_dphy: phy@44000 { + compatible =3D "amlogic,axg-mipi-dphy"; + reg =3D <0x0 0x44000 0x0 0x2000>; + clocks =3D <&clkc CLKID_MIPI_DSI_PHY>; + clock-names =3D "pclk"; + resets =3D <&reset RESET_MIPI_DSI_PHY>; + reset-names =3D "phy"; + phys =3D <&mipi_analog_dphy>; + phy-names =3D "analog"; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + usb3_pcie_phy: phy@46000 { compatible =3D "amlogic,g12a-usb3-pcie-phy"; reg =3D <0x0 0x46000 0x0 0x2000>; @@ -2152,6 +2171,15 @@ hdmi_tx_out: endpoint { remote-endpoint =3D <&hdmi_tx_in>; }; }; + + /* DPI output port */ + dpi_port: port@2 { + reg =3D <2>; + + dpi_out: endpoint { + remote-endpoint =3D <&mipi_dsi_in>; + }; + }; }; =20 gic: interrupt-controller@ffc01000 { @@ -2189,6 +2217,48 @@ gpio_intc: interrupt-controller@f080 { amlogic,channel-interrupts =3D <64 65 66 67 68 69 70 71>; }; =20 + mipi_dsi: dsi@7000 { + compatible =3D "amlogic,meson-g12a-dw-mipi-dsi"; + reg =3D <0x0 0x7000 0x0 0x1000>; + resets =3D <&reset RESET_MIPI_DSI_HOST>; + reset-names =3D "top"; + clocks =3D <&clkc CLKID_MIPI_DSI_HOST>, + <&clkc CLKID_MIPI_DSI_PXCLK>, + <&clkc CLKID_CTS_ENCL>; + clock-names =3D "pclk", "bit", "px"; + phys =3D <&mipi_dphy>; + phy-names =3D "dphy"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + + assigned-clocks =3D <&clkc CLKID_MIPI_DSI_PXCLK_SEL>, + <&clkc CLKID_CTS_ENCL_SEL>, + <&clkc CLKID_VCLK2_SEL>; + assigned-clock-parents =3D <&clkc CLKID_GP0_PLL>, + <&clkc CLKID_VCLK2_DIV1>, + <&clkc CLKID_GP0_PLL>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + /* VPU VENC Input */ + mipi_dsi_venc_port: port@0 { + reg =3D <0>; + + mipi_dsi_in: endpoint { + remote-endpoint =3D <&dpi_out>; + }; + }; + + /* DSI Output */ + mipi_dsi_panel_port: port@1 { + reg =3D <1>; + }; + }; + }; + watchdog: watchdog@f0d0 { compatible =3D "amlogic,meson-gxbb-wdt"; reg =3D <0x0 0xf0d0 0x0 0x10>; --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9BF0157E8D for ; Mon, 25 Mar 2024 11:10:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365004; cv=none; b=KUus8SDYOTfZYPRZDf8MJRqefKaYiPQesdsuUAKQZCQyvKaHzcGIJ40GckVvvw1EYyRYqhysjrkIXta4mR5TTMc6jsBtmIfJYQvCPR4q1WwlSCGxDpwzZSRvW98OYWPaj/YOJt1dyNi3r8Xrd7lLyipfqhnO3cVj65qQUTfm1eE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365004; c=relaxed/simple; bh=6uoQ7q0WSGnRt1wBGi5MUg52iZBFGMzXkF4qZ3FVLw4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=C/DfR65U00C3WFPOFuz3L4sNpBHjJblcVRk+kloE6E3fxpcjQeut8dD8xceBskJqAEjNbVUBAr0dzXHPXp4NoBvc1CGEDnoI+5AuaxsYBxYvcCk/jZqjEphI+u3dXex+J/BrEMyaSe570Wqc3/ICo129PG4QOmPRaIuYhUr33go= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HVeeIHgI; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HVeeIHgI" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-a468226e135so497538966b.0 for ; Mon, 25 Mar 2024 04:10:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711365001; x=1711969801; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=t7W38VmP7/e4MBZ92EJA4Zfd+sy54HWNOPkuchga6kY=; b=HVeeIHgIErptm0hAqtDeYC+lzTmRw0yuAJyutWNOrOeE5BQy8Fi4GCog2ylvCQSdyw fX9SOjDyQkgmHDXGAQaOyPewgtWdqSB611+142QgpHEnDX6R4hzHSl/stgg5Mm++Iwva 6IgDjmaxGJVRkyNTUku7Z8jy0/2VJfJjpsjB7Rf4OBDHb0dD6MKXim+sV7zmlvlaGZgF CMSbItiiRYhmwuX8Zrc1zQIO2B4TWcPhZnZQ9mmXh0BXwXM4OGJpnXiMHa+Dfc1kAcY8 ZrEGnkPzL4fkI6tasXkCsFw08/vmf9bWA8Lqr/S+JgVNeeUEmSufylT8FtmrZL0FYpNy 6+bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711365001; x=1711969801; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=t7W38VmP7/e4MBZ92EJA4Zfd+sy54HWNOPkuchga6kY=; b=ZOwgXy5SLyMpjmWJG43BYGK73/oSvAP0Dqzpkq1S53mzvEJ3rnybKEcz/Fj5yv7CAx FDGER62rEYCjA6lXsniL7noIA7IXFBJ8Lm3/RCj5N5Wj9aUadoFidGs+H3eJCLM6VAj5 Tlx6gueX2s86CGkRkA1r8nIEv1dPPZ39XtKmUZ0vXjf39JmrwivYM1TkAoRy4FdrWSWc 1+2l4aP7bow7LePl0zWI28PByTSJU7oshUDso7RZDfXJlO+vsxrrt+He/V14Gxfq5Q62 EKUe7VlLh8MXilzHJPsud1qgGgFILmVP426DA531zZcm7u8NRRUPbdjsv9ohFf1vEnQk HgGQ== X-Forwarded-Encrypted: i=1; AJvYcCVvElGoZcy1VvnMtAmCuyyT07kuaYaKgBeWglBVEp2yDc5r5lrD8/my6CicIRNI8iJw7CzFzaZNA6SvfakDx0AbnNi2QjBhnfuZTVk3 X-Gm-Message-State: AOJu0YxZO9YIDPrcHktxyu4VYd06UCPJWG6+yy1oCqqJj/lA6fmLocBu Rcm3iA5FSuGkBMn++j4zF9oAbRBWfOa8HQmjVah3H5/7o3iqdfI1xeIE08YezifpTwqztUoaXv5 diwoBkg== X-Google-Smtp-Source: AGHT+IEPlE5wlEOBrrfeLeRdqlriwGeJRzwRxhp3y28W76Dldron5v6PO+aomL64zP6PI8UYC+onkg== X-Received: by 2002:a17:906:5d2:b0:a47:3664:1b98 with SMTP id t18-20020a17090605d200b00a4736641b98mr4522356ejt.7.1711365001216; Mon, 25 Mar 2024 04:10:01 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.09.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:10:00 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:52 +0100 Subject: [PATCH v11 6/7] arm64: meson: khadas-vim3l: add TS050 DSI panel overlay Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-6-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=4784; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=6uoQ7q0WSGnRt1wBGi5MUg52iZBFGMzXkF4qZ3FVLw4=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt+KC97SPDDu3RkrChahtz+MaFhLx+y6cpmnP/r yEoIl76JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfgAKCRB33NvayMhJ0QgWD/ 99QIn15ghruMDJrG1lUSpBBX6QaOn22B13J7xaUA8rqEKGJDCltIR8b7h8KazDtQ0RmwikwQ8VU2CZ onmWOX6O/AU9aSjLIcCk8rWuBsVGWcrqzxqQC1M5k+Rp/jTJslo12EXW6boqch2bqIhCThpMbGchK1 hGctvw+38gioc9lEkAXfGfXdgLC9kFBOOJ6k3K3jPCp5tzQDZxeE4CEpvFRaik6xsQP0a2KGyAxmA7 50KowkJenrqE+TusyIycuSdsxTrPcSU6C9VCjZyc76S7mr4Z8zaKQZjul20YV7UjxdIrJqpPZ+zYvB gaKdMvg+7EDa7o95nzeKgcmBgn6UlxHSXSHtdFkjS15ZYaPsk/RCgxBBfOPn1XPx7/9WleZ/baUCmu 4O3H/7J1qidmIRl1XvEfmv2JvGsds3vMT/jnaE2j6EUHuIVp0xsJREsqN/Usve/2jImMcXSntVhZv4 7oPSGdsmSW1z3kA40G37Mtqo6aXlMpcijXTb78FGLd17IB+cNoS2Q0fiOSkiSs2AxctT2GEj8frfsg HGCvm+m3maVIeHRGWhcorzZEoBVE9LVgXxpMM+dYzkBV5jSugiWmYDSBwXOMVrrfk4513BxI5rBVe5 kLsfpiXpkwVOqXTklmnRxUtLfhG+ouT+nODIa1Enlird2/+lYDRABqMb3vOQ== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE This add dtbo overlay to support the Khadas TS050 panel on the Khadas VIM3 & VIM3L boards. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/amlogic/Makefile | 4 + .../boot/dts/amlogic/meson-khadas-vim3-ts050.dtso | 108 +++++++++++++++++= ++++ 2 files changed, 112 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/aml= ogic/Makefile index 1ab160bf928a..bf723bec3e15 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -16,6 +16,7 @@ dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12a-u200.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12a-x96-max.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-bananapi-m2s.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-khadas-vim3.dtb +dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-khadas-vim3-ts050.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-bananapi-cm4-cm4io.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gsking-x.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gtking-pro.dtb @@ -76,6 +77,7 @@ dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-bananapi-m2-pro.d= tb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-bananapi-m5.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-h96-max.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-khadas-vim3l.dtb +dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-khadas-vim3l-ts050.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-s905d3-libretech-cc.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-odroid-c4.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-odroid-hc4.dtb @@ -86,3 +88,5 @@ dtb-$(CONFIG_ARCH_MESON) +=3D meson-sm1-x96-air.dtb # Overlays meson-g12a-fbx8am-brcm-dtbs :=3D meson-g12a-fbx8am.dtb meson-g12a-fbx8am-b= rcm.dtbo meson-g12a-fbx8am-realtek-dtbs :=3D meson-g12a-fbx8am.dtb meson-g12a-fbx8a= m-realtek.dtbo +meson-g12b-a311d-khadas-vim3-ts050 :=3D meson-g12b-a311d-khadas-vim3.dtb m= eson-khadas-vim3-ts050.dtbo +meson-sm1-khadas-vim3l-ts050 :=3D meson-sm1-khadas-vim3l.dtb meson-khadas-= vim3-ts050.dtbo diff --git a/arch/arm64/boot/dts/amlogic/meson-khadas-vim3-ts050.dtso b/arc= h/arm64/boot/dts/amlogic/meson-khadas-vim3-ts050.dtso new file mode 100644 index 000000000000..a41b4e619580 --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-khadas-vim3-ts050.dtso @@ -0,0 +1,108 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 BayLibre, SAS + * Author: Neil Armstrong + */ + +#include +#include +#include +#include +#include + +/dts-v1/; +/plugin/; + +/* + * Enable Khadas TS050 DSI Panel + Touch Controller + * on Khadas VIM3 (A311D) and VIM3L (S905D3) + */ + +&{/} { + panel_backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm_AO_cd 0 25000 0>; + brightness-levels =3D <0 255>; + num-interpolated-steps =3D <255>; + default-brightness-level =3D <200>; + }; +}; + +&i2c3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-0 =3D <&i2c3_sda_a_pins>, <&i2c3_sck_a_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + touch-controller@38 { + compatible =3D "edt,edt-ft5206"; + reg =3D <0x38>; + interrupt-parent =3D <&gpio_intc>; + interrupts =3D ; + reset-gpios =3D <&gpio_expander 6 GPIO_ACTIVE_LOW>; + touchscreen-size-x =3D <1080>; + touchscreen-size-y =3D <1920>; + status =3D "okay"; + }; +}; + +&mipi_dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + assigned-clocks =3D <&clkc CLKID_GP0_PLL>, + <&clkc CLKID_MIPI_DSI_PXCLK_SEL>, + <&clkc CLKID_MIPI_DSI_PXCLK>, + <&clkc CLKID_CTS_ENCL_SEL>, + <&clkc CLKID_VCLK2_SEL>; + assigned-clock-parents =3D <0>, + <&clkc CLKID_GP0_PLL>, + <0>, + <&clkc CLKID_VCLK2_DIV1>, + <&clkc CLKID_GP0_PLL>; + assigned-clock-rates =3D <960000000>, + <0>, + <960000000>, + <0>, + <0>; + + panel@0 { + compatible =3D "khadas,ts050"; + reset-gpios =3D <&gpio_expander 0 GPIO_ACTIVE_LOW>; + enable-gpios =3D <&gpio_expander 1 GPIO_ACTIVE_HIGH>; + power-supply =3D <&vcc_3v3>; + backlight =3D <&panel_backlight>; + reg =3D <0>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; + }; + }; +}; + +&mipi_analog_dphy { + status =3D "okay"; +}; + +&mipi_dphy { + status =3D "okay"; +}; + +&pwm_AO_cd { + pinctrl-0 =3D <&pwm_ao_c_6_pins>, <&pwm_ao_d_e_pins>; +}; --=20 2.34.1 From nobody Mon Feb 9 08:32:27 2026 Received: from mail-ej1-f45.google.com (mail-ej1-f45.google.com [209.85.218.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60CBF1607B4 for ; Mon, 25 Mar 2024 11:10:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365007; cv=none; b=T/fH6Rp5b9eFsbbCJ3oGhJthTt6p77KrUQTdY4uhE/Obn30xxSsR1tOJWM2DYI9c09xXmeA/EAzLibx7JL01jBm5nxncJrPQ6bqMPG6nB6BoLcXi+Hhncs1Wn1ZXlf0+XM+m4/dT14ySl9IfZZ1z4DOTdOphLp/aWL32In9rrOE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711365007; c=relaxed/simple; bh=9ApsCGJ3JQMoGoKsprcommpaWFgc4kT+l13mpT5eszs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=neBGUkZ9EMnpM/SiYBSDvKPla0G9OWi9UEBa/F3qAibOJRxspqyM/q9UtuqT+E3SAH87NnRVM8ipf+q94kqLBVxXEF47eKkdR+Wxy83LksNarR20VitwjgqhNXPsU3dYPdMKEcxRO0cijzY52bvGCcD3hcfSOJ6P/1ZkFviAess= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=CNKvZ5h8; arc=none smtp.client-ip=209.85.218.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="CNKvZ5h8" Received: by mail-ej1-f45.google.com with SMTP id a640c23a62f3a-a468226e135so497541266b.0 for ; Mon, 25 Mar 2024 04:10:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711365003; x=1711969803; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Zhi0l8jMdnqWTUNp+ZpeHf7cFEI0rGOrDmm8MkWajPw=; b=CNKvZ5h8SgWeW+7kRw6k0uvvpJzHYGxUBC/jSOu6I7reTlnI1NG+Sc3+zUp/57oFB/ sNPWpVYWmmRwiksAWRfZ66fTXNQLM5aMzOILhqGe0LfLxB7yHoa9GaZDL4rzZ9D4NcgT vgktbqDSEhlk4ZUWVtHDyMlX9Cw2QJkdX5ETQ7zoOyVXKkOpGcFnfJl1v90lmpEQzhzO jmUkySKzxOOB1yPx5hVy9m2Q7YzcGOwLtyLGgW3AvClr5Ul+jRpKhYwVIoMV61QhcIUj Vkv6ytoQHMFPSBnTgOYSwI4ngTVIekxVQX8+A0og+D5/biHzkKRgpOwQ3vgL3IHqPGB/ dRIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711365003; x=1711969803; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Zhi0l8jMdnqWTUNp+ZpeHf7cFEI0rGOrDmm8MkWajPw=; b=Ga2/EEwXYkJ+kENiMU3NO7bBgMwhkOHm0kZKLrL2HtIZfD1wrOUGsiy4+vAAm/8h6p +9gHoS97Qebkkc2RekwEPSTYfi+ekFGv4Vp+kchkCLoSu6C5xgzu7o8yeUt2Fhx+T7hB ylIC6BdLhdgr20kTm1JR0I4vHZ2NRciZWKC8U6WcRedx7MHdPQZmkKsLc3OuRAUQc65u t0xeDYu7i2M2wFoFFWGBw/ZIoNXeWchPB8j9MaIkx1steAYbySR7iTMrAn6WkC2PHFkG 6VdgBVClxAqCE1tgsjl4+mTwNlBd1VaDlPYaaj2l1ZYWe6EpZSb2F0fSUsQCv7j92ybt ZYFA== X-Forwarded-Encrypted: i=1; AJvYcCVuLpAF63yyQwQDPrAVkpWfmfoPX7OGKR0ELEhQt9T7+Ku/jnG6QTqk3vFQDdBk/KhyhifZ/G30iK+GqsoGbYcXss8iB7328EzLpfYP X-Gm-Message-State: AOJu0YxOZ0YR0UFDG/S9dYrvRXk69BaYPZCGD5UZa2fbt3JcocDwNJT+ qoNOIE6Do5r8/8y0zpFkpKiw6itXY8ko6V9SJnLMomeWS6T86xs2dT8/9G3O0+YfuEZVFNs1nnW vuz1PTA== X-Google-Smtp-Source: AGHT+IG3HZvEbegs5EIH73dbUnz5W4NvmMEAxSPKeO/1Yxlvv33KUz5P1TYnaBayQ8mJzM6wZHstXw== X-Received: by 2002:a17:907:6d0b:b0:a49:7078:582a with SMTP id sa11-20020a1709076d0b00b00a497078582amr2478783ejc.35.1711365002522; Mon, 25 Mar 2024 04:10:02 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id bw26-20020a170906c1da00b00a4650ec48d0sm2972367ejb.140.2024.03.25.04.10.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 04:10:02 -0700 (PDT) From: Neil Armstrong Date: Mon, 25 Mar 2024 12:09:53 +0100 Subject: [PATCH v11 7/7] arm64: dts: amlogic: meson-g12b-bananapi-cm4: add support for MNT Reform2 with CM4 adaper Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-7-04f55de44604@linaro.org> References: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> In-Reply-To: <20240325-amlogic-v6-4-upstream-dsi-ccf-vim3-v11-0-04f55de44604@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Michael Turquette , Stephen Boyd , Martin Blumenstingl , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Nicolas Belin , Jagan Teki Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Neil Armstrong , "Lukas F. Hartmann" X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=9593; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=9ApsCGJ3JQMoGoKsprcommpaWFgc4kT+l13mpT5eszs=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBmAVt+xJTaPofWk/WAXXJr0SUIjdXEb5furHzzV4f0 xkGdKaOJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZgFbfgAKCRB33NvayMhJ0fiqEA DLMc8JY8FSmQe0SXFoZIkLsRi1prBPzAgTClokzx9meFBcjY6g/7nmjsCW0k0rRAWPQwvuwe7uXJXe vXOqP3YRYLDRj2E46b3+kbadw/vAfrdx1WYM4NvA+WhAkJiD+Bbam6Vo38GfLmp6pBxHAhHqcNUbur iEwTr+sizaodcCCbbiUt7Isu5gka19s3G2SHS6zpZVSsktI8M86Ve9cYK9PNpPYoDJVR3IWc+W79nB SC/mxxQGRTWGm7CbbiHJ9t9W5VP3/IY5kPiQuTBnyWozwiPi3hbozd/s1HKLSbu3a7MkFbM4D+Akpu WOBxCewu4R6xVZn9tDJCGqXwi3NNglnMhOHqC6xPrhU1JKPD/3ziv0c/cWA+lU9EE2vEZDqBYWXB3O 257fuhOnS2Oa4a+7vPYp1lzQJBjBWRTIQJkoAZOELdLgjlp6r7I+jbA+6wGAZRWOFvMY46OlWCrRMl k442mN91fxhFHUQLzM/+R7O3iWX0wD1L/2E3ThKW6n6G710i+yYhgGguOPUZhw3Ijcs2TidGD7cllW fX3Z8j+1xjBfW1i1mze+GI+TCiQCwvyrz6V2Pjsm/RtSiakfNSsNTOaBvqt7qDgEIRuWkWlEqDigto Bffp4gf8iESEwbbKB9hp/gD0hR0LIoYuDn6oXr/LeozhxY1nz6cP92+ukO4Q== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE This adds a basic devicetree for the MNT Reform2 DIY laptop when using a CM4 adapter and a BPI-CM4 module. Co-developed-by: Lukas F. Hartmann Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/amlogic/Makefile | 1 + .../meson-g12b-bananapi-cm4-mnt-reform2.dts | 384 +++++++++++++++++= ++++ 2 files changed, 385 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/aml= ogic/Makefile index bf723bec3e15..a89491bb72e8 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -18,6 +18,7 @@ dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-bananapi-m= 2s.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-khadas-vim3.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-khadas-vim3-ts050.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-bananapi-cm4-cm4io.dtb +dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-bananapi-cm4-mnt-reform2.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gsking-x.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gtking-pro.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gtking.dtb diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b-bananapi-cm4-mnt-reform= 2.dts b/arch/arm64/boot/dts/amlogic/meson-g12b-bananapi-cm4-mnt-reform2.dts new file mode 100644 index 000000000000..003efed529ba --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-g12b-bananapi-cm4-mnt-reform2.dts @@ -0,0 +1,384 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2023 Neil Armstrong + * Copyright 2023 MNT Research GmbH + */ + +/dts-v1/; + +#include "meson-g12b-bananapi-cm4.dtsi" +#include +#include +#include + +/ { + model =3D "MNT Reform 2 with BPI-CM4 Module"; + compatible =3D "mntre,reform2-cm4", "bananapi,bpi-cm4", "amlogic,a311d", = "amlogic,g12b"; + chassis-type =3D "laptop"; + + aliases { + ethernet0 =3D ðmac; + i2c0 =3D &i2c1; + i2c1 =3D &i2c3; + }; + + hdmi_connector: hdmi-connector { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi_connector_in: endpoint { + remote-endpoint =3D <&hdmi_tx_tmds_out>; + }; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-blue { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&gpio_ao GPIOAO_7 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + + led-green { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&gpio_ao GPIOAO_2 GPIO_ACTIVE_HIGH>; + }; + }; + + sound { + compatible =3D "amlogic,axg-sound-card"; + model =3D "MNT-REFORM2-BPI-CM4"; + audio-widgets =3D "Headphone", "Headphone Jack", + "Speaker", "External Speaker", + "Microphone", "Mic Jack"; + audio-aux-devs =3D <&tdmout_a>, <&tdmout_b>, <&tdmin_b>; + audio-routing =3D "TDMOUT_A IN 0", "FRDDR_A OUT 0", + "TDMOUT_A IN 1", "FRDDR_B OUT 0", + "TDMOUT_A IN 2", "FRDDR_C OUT 0", + "TDM_A Playback", "TDMOUT_A OUT", + "TDMOUT_B IN 0", "FRDDR_A OUT 1", + "TDMOUT_B IN 1", "FRDDR_B OUT 1", + "TDMOUT_B IN 2", "FRDDR_C OUT 1", + "TDM_B Playback", "TDMOUT_B OUT", + "TDMIN_B IN 1", "TDM_B Capture", + "TDMIN_B IN 4", "TDM_B Loopback", + "TODDR_A IN 1", "TDMIN_B OUT", + "TODDR_B IN 1", "TDMIN_B OUT", + "TODDR_C IN 1", "TDMIN_B OUT", + "Headphone Jack", "HP_L", + "Headphone Jack", "HP_R", + "External Speaker", "SPK_LP", + "External Speaker", "SPK_LN", + "External Speaker", "SPK_RP", + "External Speaker", "SPK_RN", + "LINPUT1", "Mic Jack", + "Mic Jack", "MICB"; + + assigned-clocks =3D <&clkc CLKID_MPLL2>, + <&clkc CLKID_MPLL0>, + <&clkc CLKID_MPLL1>; + assigned-clock-parents =3D <0>, <0>, <0>; + assigned-clock-rates =3D <294912000>, + <270950400>, + <393216000>; + + dai-link-0 { + sound-dai =3D <&frddr_a>; + }; + + dai-link-1 { + sound-dai =3D <&frddr_b>; + }; + + dai-link-2 { + sound-dai =3D <&frddr_c>; + }; + + dai-link-3 { + sound-dai =3D <&toddr_a>; + }; + + dai-link-4 { + sound-dai =3D <&toddr_b>; + }; + + dai-link-5 { + sound-dai =3D <&toddr_c>; + }; + + /* 8ch hdmi interface */ + dai-link-6 { + sound-dai =3D <&tdmif_a>; + dai-format =3D "i2s"; + dai-tdm-slot-tx-mask-0 =3D <1 1>; + dai-tdm-slot-tx-mask-1 =3D <1 1>; + dai-tdm-slot-tx-mask-2 =3D <1 1>; + dai-tdm-slot-tx-mask-3 =3D <1 1>; + mclk-fs =3D <256>; + + codec { + sound-dai =3D <&tohdmitx TOHDMITX_I2S_IN_A>; + }; + }; + + /* Analog Audio */ + dai-link-7 { + sound-dai =3D <&tdmif_b>; + dai-format =3D "i2s"; + dai-tdm-slot-tx-mask-0 =3D <1 1>; + mclk-fs =3D <256>; + + codec { + sound-dai =3D <&wm8960>; + }; + }; + + /* hdmi glue */ + dai-link-8 { + sound-dai =3D <&tohdmitx TOHDMITX_I2S_OUT>; + + codec { + sound-dai =3D <&hdmi_tx>; + }; + }; + }; + + reg_main_1v8: regulator-main-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1V8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <®_main_3v3>; + }; + + reg_main_1v2: regulator-main-1v2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1V2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + vin-supply =3D <®_main_5v>; + }; + + reg_main_3v3: regulator-main-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + reg_main_5v: regulator-main-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5V"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + reg_main_usb: regulator-main-usb { + compatible =3D "regulator-fixed"; + regulator-name =3D "USB_PWR"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <®_main_5v>; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm_AO_ab 0 10000 0>; + power-supply =3D <®_main_usb>; + enable-gpios =3D <&gpio 58 GPIO_ACTIVE_HIGH>; + brightness-levels =3D <0 32 64 128 160 200 255>; + default-brightness-level =3D <6>; + }; + + panel { + compatible =3D "innolux,n125hce-gn1"; + power-supply =3D <®_main_3v3>; + backlight =3D <&backlight>; + no-hpd; + + port { + panel_in: endpoint { + remote-endpoint =3D <&edp_bridge_out>; + }; + }; + }; + + clock_12288: clock_12288 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <12288000>; + }; +}; + +&mipi_analog_dphy { + status =3D "okay"; +}; + +&mipi_dphy { + status =3D "okay"; +}; + +&mipi_dsi { + status =3D "okay"; + + assigned-clocks =3D <&clkc CLKID_GP0_PLL>, + <&clkc CLKID_MIPI_DSI_PXCLK_SEL>, + <&clkc CLKID_MIPI_DSI_PXCLK>, + <&clkc CLKID_CTS_ENCL_SEL>, + <&clkc CLKID_VCLK2_SEL>; + assigned-clock-parents =3D <0>, + <&clkc CLKID_GP0_PLL>, + <0>, + <&clkc CLKID_VCLK2_DIV1>, + <&clkc CLKID_GP0_PLL>; + assigned-clock-rates =3D <936000000>, + <0>, + <936000000>, + <0>, + <0>; +}; + +&mipi_dsi_panel_port { + mipi_dsi_out: endpoint { + remote-endpoint =3D <&edp_bridge_in>; + }; +}; + +&cecb_AO { + status =3D "okay"; +}; + +ðmac { + status =3D "okay"; +}; + +&hdmi_tx { + status =3D "okay"; +}; + +&hdmi_tx_tmds_port { + hdmi_tx_tmds_out: endpoint { + remote-endpoint =3D <&hdmi_connector_in>; + }; +}; + +&pwm_AO_ab { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm_ao_a_pins>; + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c3 { + status =3D "okay"; + + edp_bridge: bridge@2c { + compatible =3D "ti,sn65dsi86"; + reg =3D <0x2c>; + enable-gpios =3D <&gpio GPIOX_10 GPIO_ACTIVE_HIGH>; // PIN_24 / GPIO8 + vccio-supply =3D <®_main_1v8>; + vpll-supply =3D <®_main_1v8>; + vcca-supply =3D <®_main_1v2>; + vcc-supply =3D <®_main_1v2>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + edp_bridge_in: endpoint { + remote-endpoint =3D <&mipi_dsi_out>; + }; + }; + + port@1 { + reg =3D <1>; + + edp_bridge_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; + }; + }; +}; + +&i2c2 { + status =3D "okay"; + + wm8960: codec@1a { + compatible =3D "wlf,wm8960"; + reg =3D <0x1a>; + clocks =3D <&clock_12288>; + clock-names =3D "mclk"; + #sound-dai-cells =3D <0>; + wlf,shared-lrclk; + }; + + rtc@68 { + compatible =3D "nxp,pcf8523"; + reg =3D <0x68>; + }; +}; + +&pcie { + status =3D "okay"; +}; + +&sd_emmc_b { + status =3D "okay"; +}; + +&tdmif_a { + status =3D "okay"; +}; + +&tdmout_a { + status =3D "okay"; +}; + +&tdmif_b { + pinctrl-0 =3D <&tdm_b_dout0_pins>, <&tdm_b_fs_pins>, <&tdm_b_sclk_pins>, = <&tdm_b_din1_pins>; + pinctrl-names =3D "default"; + + assigned-clocks =3D <&clkc_audio AUD_CLKID_TDM_SCLK_PAD1>, + <&clkc_audio AUD_CLKID_TDM_LRCLK_PAD1>; + assigned-clock-parents =3D <&clkc_audio AUD_CLKID_MST_B_SCLK>, + <&clkc_audio AUD_CLKID_MST_B_LRCLK>; + assigned-clock-rates =3D <0>, <0>; +}; + +&tdmin_b { + status =3D "okay"; +}; + +&toddr_a { + status =3D "okay"; +}; + +&toddr_b { + status =3D "okay"; +}; + +&toddr_c { + status =3D "okay"; +}; + +&tohdmitx { + status =3D "okay"; +}; + +&usb { + dr_mode =3D "host"; + + status =3D "okay"; +}; --=20 2.34.1