From nobody Sun Feb 8 13:45:47 2026 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78FCF6D1B2; Thu, 14 Mar 2024 10:01:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710410511; cv=none; b=sgyDKtAZhgKg/xg7yBdAztru+jodsp0ykaRgCoJXKGtIAtdk4F6YjY1RzmsvqHKlkmi4DfFB7pc0dh0TWhqWDQA/pCNQbET1Rtl7OqcYAlwnSAWR6Xb+sYt7/x6KUWyFGnZWk5BMvPM01Ecn13q3uvvp9jFFGWtKrvakt375dQg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710410511; c=relaxed/simple; bh=5n7Ca93sgt2C4nvaRXiYy2nhqL3iHW3hsRzfzicQJdw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=c2oOSR+Gb5CGb+hKXpVejUGtgbu1IJerpsV17bxRzzVXhHmE+HAPT+XplnrBC6LmWKYu/SNl6otkS79imK8+BsqJEg1OV+p9xH1Z82xoXHjQI2ccM06umg2MBqlKmWgE62EF5rY+ksRUYbCdoNh7Dei7J59XoFZcb6V0F1AQK9Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=EYHKww8n; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="EYHKww8n" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-29c6a917a8dso683749a91.1; Thu, 14 Mar 2024 03:01:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1710410510; x=1711015310; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8RfbJF1AHvLx68TbsWfPK5aQiL25UBSnWB8Job9Vv4g=; b=EYHKww8nmEylWheokLlKrexwFIXj+Tq5kyoYZJvrTOhZr+A7v44bO0HtYEA9cELJ7K BLhQb2iSR62HmQf6W82CzpoGll2wp7ZQv4LaGJ+tbML8yGBhdkS4joUnDtcbIvx1sXhL WpQeib8XeABvT2MwFoN7WkRE9Q71+v0GaRIqGRkfnEDSAN2HQ+OGE0KqJLmUB8keclru qbLCWW4wU+M3SsDAFg1hJPfR6ThWGz4leOQRUwGFfkQbfrAeP7yE02UjC6ZOr8eWTYvk Jbfw30ij6h67oi6/KqwxyvqU2SzZv95KUQWfDVlegc25f2+fslCIOIAjzHSF3Rhb4KGv 5+NQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710410510; x=1711015310; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8RfbJF1AHvLx68TbsWfPK5aQiL25UBSnWB8Job9Vv4g=; b=SukaCAc8ra0BJ2+DK0Gz0eNEYCkUpxbSsy39is4fpLIUNM3IKkgxv+vx/sKt+IQLiM OH5m7AckoWuqoCt3hVuw3S5rAg4PbUOugPASWYFaAjYcUX5UN1ihkkcWEzqWQEE0f1h4 P/A4GKIelN/OqjQlwGf2zrBZ0aAkQ5r63m3q1rZRU3qjIXYQ532iMnjmU+46ttNoLvSK 9BohsTOd2kMRuTc12a4/bwhJBQi0EsZZOpI/XxBGV8tbEBlnoXOYoLB/chvZqCvus0HV DaZYuvuvttfE7A3Mjaio70fZrH99KHaJKn0gm89f+xbWt7DtlkrT9QfPcuByDcf4TFL1 sJKw== X-Forwarded-Encrypted: i=1; AJvYcCWyj/MMmBQHXsxPbJ2xLfdoZZHNsmn6ilEP5JJ2co1UVM91PoNikMVQgqLl2TKtUb5JPVbH7LYuRNiGzCF9ux4Y9Wd3ud5udQ441kH7XVy+Ma5zfH8XgtNIHAf309YYq33J6wlqLYlpcA== X-Gm-Message-State: AOJu0YzWoHVFIos7TwR01xJKw6CM8lQ/LCwSbaIoIbe9Z7sc6QG5BkQ5 MyTIO3IPLSq/kG1jw3PHz9yw6pVf6s8hz3jg/o+MDzp4o7V8STsM X-Google-Smtp-Source: AGHT+IFOug+prJyXuRGFeVODmozS4fHIyHcN5UlA0KXkTsIv7Ms3lGTNvz7tnZ/bHi5vnYPctGNhqw== X-Received: by 2002:a17:90b:c12:b0:29b:b736:71b8 with SMTP id bp18-20020a17090b0c1200b0029bb73671b8mr1166414pjb.28.1710410509361; Thu, 14 Mar 2024 03:01:49 -0700 (PDT) Received: from localhost ([2001:da8:a801:69b2:6cee:23f3:5da6:de15]) by smtp.gmail.com with ESMTPSA id bo9-20020a17090b090900b0029bfac322aasm483186pjb.30.2024.03.14.03.01.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Mar 2024 03:01:49 -0700 (PDT) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu , Krzysztof Kozlowski Subject: [PATCH v5 1/2] dt-bindings: pwm: sophgo: add pwm for Sophgo CV1800 series SoC Date: Thu, 14 Mar 2024 18:01:30 +0800 Message-Id: <20240314100131.323540-2-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240314100131.323540-1-qiujingbao.dlmu@gmail.com> References: <20240314100131.323540-1-qiujingbao.dlmu@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree binding to describe the PWM for Sophgo CV1800 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Jingbao Qiu --- .../bindings/pwm/sophgo,cv1800-pwm.yaml | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm= .yaml diff --git a/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml b= /Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml new file mode 100644 index 000000000000..b5b819d780f1 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/sophgo,cv1800-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800 PWM controller + +maintainers: + - Jingbao Qiu + +description: + The chip provides a set of four independent PWM channel outputs. + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: sophgo,cv1800-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 3 + +required: + - compatible + - reg + - clocks + +unevaluatedProperties: false + +examples: + - | + pwm0: pwm@3060000 { + compatible =3D "sophgo,cv1800-pwm"; + reg =3D <0x3060000 0x1000>; + clocks =3D <&clk 60>; + #pwm-cells =3D <3>; + }; --=20 2.25.1 From nobody Sun Feb 8 13:45:47 2026 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F37766E5F3; Thu, 14 Mar 2024 10:01:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710410517; cv=none; b=WLf7Ebhhm54+ZvMfbS96fjwKht46T733IjRUpwGNp7+U02YZgFz0/WstAkmhD0PkWObEEao1uoqgKefUT+xs0fYfJJHW/3a+Dr4iJGhyJNZD+kBWrdMG0oIj7KzuvowLIdQ7Bi6wb3xwPtaSnO7jSxgGu+7/7pMeKWFriT5fRXg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710410517; c=relaxed/simple; bh=NqommDIQVB4/iNSLMlSTpCiKSTxhqmtgrrnq1aEi+dg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=snLtc/WFykgoYUPZ/pU2g4nDk8MgcPeLoFjR+fyF5SuQJpZXOC753p11p0WQlw1U8amhigDTgzZ4/8XJmwpe2LK/0/WGDgIl70hEvALYeEIXqEvQFAMNiFZyu1Xa4v9P5Nvy1m+m/I0KcAnc9GE81WWXcTfpPsQ+g69ZnhKXEP0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YPdIBF5y; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YPdIBF5y" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-6e6ca8c8be2so563816b3a.1; Thu, 14 Mar 2024 03:01:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1710410515; x=1711015315; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ltw3Jo4Vxs0R1AxClzjd+3mQ5yMJlSiU+UcUdlHv65M=; b=YPdIBF5y9nsOekAIYu7A1xIi4E2+v3TlmbGik2IzA/rUinzuU0PmYlu0m2F1L/xDoT xLQ9Ds6fIFG8BbIIA/l++i0ExIhtspNqlg+YrWiBV36tW3cU7JyiF4OtmhIQ376lxflT xJsHv8Af1FRgOI0gjIp+J6kclGdIzFLxQiT0BSpcNUO78IdE+UILoYKG3pM6oZ6XiYv+ PezyOscXa1p1rEX6bsKfi7ebdMpRqz82o1d24jjBWJ5BE+ywIA90waWhYR/CSDzUBbtg gM6XAaavfhiLfeqnEdhp52skE553dpiiBuujYpysGPHB1+7Kqhx7i/dOTBFGVd2DC9mP tzFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710410515; x=1711015315; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ltw3Jo4Vxs0R1AxClzjd+3mQ5yMJlSiU+UcUdlHv65M=; b=Ce/pHH3ETeD9xOisLrysFYOVryMtOFEn/u8QDjVWq8tL73/yaUAveS1ojuQvxt4DWB FtjXrxEmUh32YNlMIRiZrLxMAQIyCzUAr1hjBKW4hivlsa7dXGNYXgx/VaeuwQL7IJf7 Itz9F6c4vvxw9O2z/FiqdLcXUCpQJI4HlUQwM7I92TdUTHDOi9kcoCcSAUpChF4fluSa Q1c5u0JIHwfnS6mRAyW36+nGWI2cakTkcJfNlOgYCWsKZPqrHJr9gaD8WxsujxY6QJzI xHAXdhQwstPSFm9iytSaa/ZmUsFow4XKwvrzuyTScXmOHW5Q/SpiYp6Q4q3sM+8AT4VE PtBQ== X-Forwarded-Encrypted: i=1; AJvYcCX+ouVY3rfEAeNSnbSrHsftKnRCI+vMDd80GyK5lYPTHBux+tZX0N9Y5seKdEt+IIP4sbknYMAB28nySAG8wg1IDtHd/iXwZStIO5GiTtjvepF9mblbAX/wS2fNqgfKzPebf2gbZfnqfw== X-Gm-Message-State: AOJu0YwOT41CguXudVEUC5ra6Tc2RxWN1GlC+3GcWijyr3Xt10jGA3wV ed0AheH3GPKnbLiNLdQfM3pEBrGSCmuLgO4WyS0GD/gNne6FEfoa X-Google-Smtp-Source: AGHT+IHxCF5ppdQopTH/LJ+SoRqt5gBiZnO2kEZKcAUuUYGN9WcvELbAxjKGqSNQQa+KqAlbAXExlw== X-Received: by 2002:a05:6a20:12c2:b0:1a1:8c67:25e1 with SMTP id v2-20020a056a2012c200b001a18c6725e1mr1711988pzg.45.1710410514962; Thu, 14 Mar 2024 03:01:54 -0700 (PDT) Received: from localhost ([2001:da8:a801:69b2:6cee:23f3:5da6:de15]) by smtp.gmail.com with ESMTPSA id y71-20020a62ce4a000000b006e6b989514bsm1128692pfg.60.2024.03.14.03.01.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Mar 2024 03:01:54 -0700 (PDT) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu Subject: [PATCH v5 2/2] pwm: sophgo: add pwm support for Sophgo CV1800 SoC Date: Thu, 14 Mar 2024 18:01:31 +0800 Message-Id: <20240314100131.323540-3-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240314100131.323540-1-qiujingbao.dlmu@gmail.com> References: <20240314100131.323540-1-qiujingbao.dlmu@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Implement the PWM driver for CV1800. Signed-off-by: Jingbao Qiu --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-cv1800.c | 315 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 326 insertions(+) create mode 100644 drivers/pwm/pwm-cv1800.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 4b956d661755..455f07af94f7 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -186,6 +186,16 @@ config PWM_CROS_EC PWM driver for exposing a PWM attached to the ChromeOS Embedded Controller. =20 +config PWM_CV1800 + tristate "Sophgo CV1800 PWM driver" + depends on ARCH_SOPHGO || COMPILE_TEST + help + Generic PWM framework driver for the Sophgo CV1800 series + SoCs. + + To compile this driver as a module, build the dependecies + as modules, this will be called pwm-cv1800. + config PWM_DWC_CORE tristate depends on HAS_IOMEM diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index c5ec9e168ee7..6c3c4a07a316 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_PWM_CLK) +=3D pwm-clk.o obj-$(CONFIG_PWM_CLPS711X) +=3D pwm-clps711x.o obj-$(CONFIG_PWM_CRC) +=3D pwm-crc.o obj-$(CONFIG_PWM_CROS_EC) +=3D pwm-cros-ec.o +obj-$(CONFIG_PWM_CV1800) +=3D pwm-cv1800.o obj-$(CONFIG_PWM_DWC_CORE) +=3D pwm-dwc-core.o obj-$(CONFIG_PWM_DWC) +=3D pwm-dwc.o obj-$(CONFIG_PWM_EP93XX) +=3D pwm-ep93xx.o diff --git a/drivers/pwm/pwm-cv1800.c b/drivers/pwm/pwm-cv1800.c new file mode 100644 index 000000000000..8eca07c60942 --- /dev/null +++ b/drivers/pwm/pwm-cv1800.c @@ -0,0 +1,315 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Sophgo CV1800 PWM driver + * Author: Jingbao Qiu + * + * Limitations: + * - It output low when PWM channel disabled. + * - This pwm device supports dynamic loading of PWM parameters. When PWMS= TART + * is written from 0 to 1, the register value (HLPERIODn, PERIODn) will = be + * temporarily stored inside the PWM. If you want to dynamically change = the + * waveform during PWM output, after writing the new value to HLPERIODn = and + * PERIODn, write 1 and then 0 to PWMUPDATE[n] to make the new value eff= ective. + * - Supports up to Rate/2 output, and the lowest is about Rate/(2^30-1). + * - By setting HLPERIODn to 0, can produce 100% duty cycle. + * - This hardware could support inverted polarity. By default, the value = of the + * POLARITY register is 0x0. This means that HLPERIOD represents the num= ber + * of low level beats. + * - This hardware supports input mode and output mode, implemented throug= h the + * Output-Enable/OE register. However, this driver has not yet implement= ed + * capture callback. + */ + +#include +#include +#include +#include +#include +#include +#include + +#define PWM_CV1800_HLPERIOD_BASE 0x00 +#define PWM_CV1800_PERIOD_BASE 0x04 +#define PWM_CV1800_POLARITY 0x40 +#define PWM_CV1800_START 0x44 +#define PWM_CV1800_DONE 0x48 +#define PWM_CV1800_UPDATE 0x4c +#define PWM_CV1800_OE 0xd0 + +#define PWM_CV1800_HLPERIOD(n) (PWM_CV1800_HLPERIOD_BASE + ((n) * 0x= 08)) +#define PWM_CV1800_PERIOD(n) (PWM_CV1800_PERIOD_BASE + ((n) * 0x08= )) + +#define PWM_CV1800_UPDATE_MASK(n) (BIT(0) << (n)) +#define PWM_CV1800_OE_MASK(n) (BIT(0) << (n)) +#define PWM_CV1800_START_MASK(n) (BIT(0) << (n)) +#define PWM_CV1800_POLARITY_MASK(n) (BIT(0) << (n)) + +#define PWM_CV1800_MAXPERIOD 0x3fffffff +#define PWM_CV1800_MINPERIOD 2 +#define PWM_CV1800_CHANNELS 4 +#define PWM_CV1800_PERIOD_RESET BIT(1) +#define PWM_CV1800_HLPERIOD_RESET BIT(0) +#define PWM_CV1800_REG_DISABLE 0x00U +#define PWM_CV1800_REG_ENABLE(n) (BIT(0) << (n)) + +struct cv1800_pwm { + struct regmap *map; + struct clk *clk; + unsigned long clk_rate; +}; + +static inline struct cv1800_pwm *to_cv1800_pwm_dev(struct pwm_chip *chip) +{ + return pwmchip_get_drvdata(chip); +} + +static const struct regmap_config cv1800_pwm_regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, +}; + +static int cv1800_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm, + bool enable) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 pwm_enable; + + regmap_read(priv->map, PWM_CV1800_START, &pwm_enable); + pwm_enable &=3D PWM_CV1800_START_MASK(pwm->hwpwm); + + /* + * If the parameters are changed during runtime, Register needs + * to be updated to take effect. + */ + if (pwm_enable && enable) { + regmap_update_bits(priv->map, PWM_CV1800_UPDATE, + PWM_CV1800_UPDATE_MASK(pwm->hwpwm), + PWM_CV1800_REG_ENABLE(pwm->hwpwm)); + regmap_update_bits(priv->map, PWM_CV1800_UPDATE, + PWM_CV1800_UPDATE_MASK(pwm->hwpwm), + PWM_CV1800_REG_DISABLE); + } else if (!pwm_enable && enable) { + regmap_update_bits(priv->map, PWM_CV1800_START, + PWM_CV1800_START_MASK(pwm->hwpwm), + PWM_CV1800_REG_ENABLE(pwm->hwpwm)); + } else if (pwm_enable && !enable) { + regmap_update_bits(priv->map, PWM_CV1800_START, + PWM_CV1800_START_MASK(pwm->hwpwm), + PWM_CV1800_REG_DISABLE); + } + + return 0; +} + +static void cv1800_pwm_set_polarity(struct pwm_chip *chip, + struct pwm_device *pwm, + enum pwm_polarity polarity) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 config_polarity =3D 0; + + if (pwm->state.enabled) + cv1800_pwm_enable(chip, pwm, !pwm->state.enabled); + + if (polarity =3D=3D PWM_POLARITY_INVERSED) + config_polarity =3D PWM_CV1800_POLARITY_MASK(pwm->hwpwm); + + regmap_update_bits(priv->map, PWM_CV1800_POLARITY, + PWM_CV1800_POLARITY_MASK(pwm->hwpwm), + config_polarity); +} + +/** + * cv1800_pwm_set_oe() - check and config nth channal output-enable/OE mode + * @chip: PWM chip + * @pwm: PWM device + * @mode: The nth bit of the mode represents the output-enable/OE mode + * of the nth channal. 1 represents output mode, 0 represents + * input mode. + */ +static void cv1800_pwm_set_oe(struct pwm_chip *chip, struct pwm_device *pw= m, + u32 mode) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 state; + + regmap_read(priv->map, PWM_CV1800_OE, &state); + state &=3D PWM_CV1800_OE_MASK(pwm->hwpwm); + + if (state =3D=3D mode) + return; + + /* disenable pwm output before changing output mode */ + cv1800_pwm_enable(chip, pwm, false); + + regmap_update_bits(priv->map, PWM_CV1800_OE, + PWM_CV1800_OE_MASK(pwm->hwpwm), mode); +} + +static int cv1800_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 period_val, hlperiod_val; + u64 ticks; + + cv1800_pwm_set_oe(chip, pwm, PWM_CV1800_OE_MASK(pwm->hwpwm)); + + if (state->polarity !=3D pwm->state.polarity) + cv1800_pwm_set_polarity(chip, pwm, state->polarity); + + /* + * This hardware use PERIOD and HLPERIOD registers to represent PWM waves. + * + * The meaning of PERIOD is how many clock cycles (from the clock source) + * are used to represent PWM waves. + * PERIOD =3D rate(MHz) / target(MHz) + * PERIOD =3D period(ns) * rate(Hz) / NSEC_PER_SEC + */ + ticks =3D mul_u64_u64_div_u64(state->period, priv->clk_rate, + NSEC_PER_SEC); + if (ticks < PWM_CV1800_MINPERIOD) + return -EINVAL; + + if (ticks > PWM_CV1800_MAXPERIOD) + ticks =3D PWM_CV1800_MAXPERIOD; + period_val =3D (u32)ticks; + + /* + * After mapping, hlperiod represents the same polarity as duty. + * HLPERIOD =3D rate(MHz) / duty(MHz) + * HLPERIOD =3D duty(ns) * rate(Hz) / NSEC_PER_SEC + */ + ticks =3D mul_u64_u64_div_u64(state->duty_cycle, priv->clk_rate, + NSEC_PER_SEC); + if (ticks > period_val) + ticks =3D period_val; + hlperiod_val =3D (u32)ticks; + + regmap_write(priv->map, PWM_CV1800_PERIOD(pwm->hwpwm), period_val); + regmap_write(priv->map, PWM_CV1800_HLPERIOD(pwm->hwpwm), hlperiod_val); + + cv1800_pwm_enable(chip, pwm, state->enabled); + + return 0; +} + +static int cv1800_pwm_get_state(struct pwm_chip *chip, struct pwm_device *= pwm, + struct pwm_state *state) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 period_val, hlperiod_val; + u64 period_ns =3D 0, duty_ns =3D 0; + u32 enable =3D 0, polarity =3D 0; + + regmap_read(priv->map, PWM_CV1800_PERIOD(pwm->hwpwm), &period_val); + regmap_read(priv->map, PWM_CV1800_HLPERIOD(pwm->hwpwm), &hlperiod_val); + + if (period_val !=3D PWM_CV1800_PERIOD_RESET || + hlperiod_val !=3D PWM_CV1800_HLPERIOD_RESET) { + period_ns =3D DIV_ROUND_UP_ULL(period_val * NSEC_PER_SEC, + priv->clk_rate); + duty_ns =3D DIV_ROUND_UP_ULL(hlperiod_val * NSEC_PER_SEC, + priv->clk_rate); + + regmap_read(priv->map, PWM_CV1800_START, &enable); + enable &=3D PWM_CV1800_START_MASK(pwm->hwpwm); + + regmap_read(priv->map, PWM_CV1800_POLARITY, &polarity); + polarity &=3D PWM_CV1800_POLARITY_MASK(pwm->hwpwm); + } + + state->period =3D period_ns; + state->duty_cycle =3D duty_ns; + state->enabled =3D enable; + + /* + * To ensure that duty and hlperiod represent the same polarity + * the following mapping needs to be completed. + * + * |----------|------------|------------|-----------| + * | Linux | register | duty | register | + * | polarity | polarity | | hlperiod | + * |----------|------------|------------|-----------| + * | 1 | 0 | low level | low level | + * |----------|------------|------------|-----------| + * | 0 | 1 | high level | high level| + * |----------|------------|------------|-----------| + */ + state->polarity =3D polarity ? PWM_POLARITY_NORMAL : + PWM_POLARITY_INVERSED; + + return 0; +} + +static const struct pwm_ops cv1800_pwm_ops =3D { + .apply =3D cv1800_pwm_apply, + .get_state =3D cv1800_pwm_get_state, +}; + +static int cv1800_pwm_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800_pwm *priv; + struct pwm_chip *chip; + void __iomem *base; + int ret; + + chip =3D devm_pwmchip_alloc(dev, PWM_CV1800_CHANNELS, sizeof(*priv)); + if (!chip) + return PTR_ERR(chip); + priv =3D to_cv1800_pwm_dev(chip); + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map =3D devm_regmap_init_mmio(&pdev->dev, base, + &cv1800_pwm_regmap_config); + if (IS_ERR(priv->map)) + return PTR_ERR(priv->map); + + priv->clk =3D devm_clk_get_enabled(&pdev->dev, NULL); + if (IS_ERR(priv->clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(priv->clk), + "clk not found\n"); + + ret =3D devm_clk_rate_exclusive_get(dev, priv->clk); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "failed to get exclusive rate\n"); + + priv->clk_rate =3D clk_get_rate(priv->clk); + if (!priv->clk_rate) + return dev_err_probe(&pdev->dev, -EINVAL, + "Invalid clock rate: %lu\n", + priv->clk_rate); + + chip->ops =3D &cv1800_pwm_ops; + + ret =3D devm_pwmchip_add(dev, chip); + if (ret) + return dev_err_probe(dev, ret, "Failed to add PWM chip\n"); + + return 0; +} + +static const struct of_device_id cv1800_pwm_dt_ids[] =3D { + { .compatible =3D "sophgo,cv1800-pwm" }, + {}, +}; +MODULE_DEVICE_TABLE(of, cv1800_pwm_dt_ids); + +static struct platform_driver cv1800_pwm_driver =3D { + .probe =3D cv1800_pwm_probe, + .driver =3D { + .name =3D "cv1800-pwm", + .of_match_table =3D cv1800_pwm_dt_ids, + }, +}; +module_platform_driver(cv1800_pwm_driver); + +MODULE_AUTHOR("Jingbao Qiu"); +MODULE_DESCRIPTION("Sophgo cv1800 PWM Driver"); +MODULE_LICENSE("GPL"); --=20 2.25.1