From nobody Sun Feb 8 11:22:07 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9808E13F457 for ; Wed, 13 Mar 2024 17:53:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710352438; cv=none; b=Sm/VtzSigroccOtMCySJeAETS1pKeZCxzfqVzQmsLXIRMgx+hRriJM1u6eRhSrolH251CdT0J1rXIrQfR+TUStvhnFCOWvG792wkXpoYD21aF7ODwS5rIiYCi2ZD28vpatgtu8JCCIS97zWYVfdU6iGvgaztp6+mWRDsrXJ/jAc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710352438; c=relaxed/simple; bh=pMkcGiMy0q3S9WZlbdBLqLkUokhQo4RSjeHCoPtjS+o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XrsLplH9hk9PUERtMklPCOSGLn0346y0EvTa7MxAH5NwgHP5SHyqGcYgF1Y69dyAsm5UXFW5pdPP+W6RRpzvCsJzYVOnes2AAwQChUfPAUEP6SK6kOU0Rav17/AmPDQ1Yam/vmI/EpaKP+SlQ4tEToWfkGVocLIPe2nbMd6WNfk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=DJBlkGRW; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="DJBlkGRW" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-413eb712c3fso751635e9.2 for ; Wed, 13 Mar 2024 10:53:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1710352435; x=1710957235; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2SmKMGXF81mfKkNpF0CZGS/Z1f9uS1wllHcEDjQ1fhE=; b=DJBlkGRWSiD7QFyrsaGqXsMR3t3z0qRmckakG6buVJCy/giXoMbyPvwEQqmxsrIAlF xWDcmE6fKevJwqlpzSyb0yCDkuNxJ+SiYZuup9akIjb3CMjBnH+Xebr8sJMO9JxE7PeS 3nk2crXbimGFk/NiDLXd0UA4xuwobIw9UtQrbwjbcBYGvuU7kvpDc+vzqbczddcOSuc+ nQNtZkmP6nuVU0ILDAbXntUc/Jdk4Y+V095HQBfeTKytSqk9DuMqdHFHAbrH+0BzgK0m gpUinji35sgHaGZAWRco8CJRxhPmBAS367STjTYzWKULPQ1HiI7Poc1LP738Dt6MP2QO FVug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710352435; x=1710957235; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2SmKMGXF81mfKkNpF0CZGS/Z1f9uS1wllHcEDjQ1fhE=; b=hCsNuOLaCN22ogui5pYNlt7gTRDIVBb9wlqzlw1XI1VzveY9XguIcljYwpevK2c1ml bGhOvG7zLY1P1Njjqs9uiETEPVGeZUMBXa0te0YV586RP4UMWakBbviUJUpkXc4wfmu1 P+2Gsglpao2NPlD2sj1faY7/PKUm0XRCkXrb3JaYks9NJ6l795pnAddyBmGP/k7Zn9RY UHuPfXGOpfK8iYavcF8b1InYty+8Zk46OAbCLNpSTWOY0mR41pOEP3/k55EQvDnRSagr YM1LZXz3wIy9YZMtYKZJ4Fxj9KgHLVwf6E0FIJ/XC3bA1GTXVbumzkudbMorqYMJScVZ chvA== X-Forwarded-Encrypted: i=1; AJvYcCWq913WbjVf9D+eIsPG43qOCOZA9CvpXrxkXVS9Hkfm+4rzfZAjp0mp0OIqHAEmIaRpEJflusgc7xD4WaSmX/q2GUYxle5PJFpK/sdZ X-Gm-Message-State: AOJu0Yx7/VTzV5Pj6SPzFdJ9ccyBrkyqP7TfO3VbG/0s5FgcRLkT4lUh ulq+Abp8gUqJk4vkimmUPKQ5NZsJAAPj/oUM1pXGevwP3/HdFgorXy9+3An9B7o= X-Google-Smtp-Source: AGHT+IGpjXdcVcW+OWgvTuMi+NTYup3ENVDM08ZLJnKTDwsM761kmPBqDIF23JsP73xz3/jHXijD5g== X-Received: by 2002:a05:600c:470f:b0:412:e3aa:8f69 with SMTP id v15-20020a05600c470f00b00412e3aa8f69mr534360wmo.30.1710352435024; Wed, 13 Mar 2024 10:53:55 -0700 (PDT) Received: from [127.0.0.1] ([176.61.106.68]) by smtp.gmail.com with ESMTPSA id u12-20020a5d6acc000000b0033e7a499deasm9914482wrw.109.2024.03.13.10.53.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Mar 2024 10:53:54 -0700 (PDT) From: Bryan O'Donoghue Date: Wed, 13 Mar 2024 17:53:52 +0000 Subject: [PATCH v2 1/2] dt-bindings: clock: qcom: Fix x1e80100 camcc power-domain declaration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240313-linux-next-camcc-fixes-v2-1-9426da94ae37@linaro.org> References: <20240313-linux-next-camcc-fixes-v2-0-9426da94ae37@linaro.org> In-Reply-To: <20240313-linux-next-camcc-fixes-v2-0-9426da94ae37@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vladimir Zapolskiy , Abel Vesa , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.13-dev-26615 camcc on x1e80100 requires two power domains MXC and MMCX. Define those as part of the schema. Fixes: 76126a5129b5 ("clk: qcom: Add camcc clock driver for x1e80100") Signed-off-by: Bryan O'Donoghue Reviewed-by: Krzysztof Kozlowski --- .../bindings/clock/qcom,sm8450-camcc.yaml | 37 ++++++++++++++++++= ---- 1 file changed, 31 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml= b/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml index fa0e5b6b02b81..1f62139426845 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml @@ -19,9 +19,6 @@ description: | include/dt-bindings/clock/qcom,sc8280xp-camcc.h include/dt-bindings/clock/qcom,x1e80100-camcc.h =20 -allOf: - - $ref: qcom,gcc.yaml# - properties: compatible: enum: @@ -38,9 +35,8 @@ properties: - description: Sleep clock source =20 power-domains: - maxItems: 1 - description: - A phandle and PM domain specifier for the MMCX power domain. + minItems: 1 + maxItems: 2 =20 required-opps: maxItems: 1 @@ -50,6 +46,35 @@ properties: reg: maxItems: 1 =20 +allOf: + - $ref: qcom,gcc.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,sc8280xp-camcc + - qcom,sm8450-camcc + - qcom,sm8550-camcc + then: + properties: + power-domains: + items: + - description: MMCX power domain. + + - if: + properties: + compatible: + contains: + enum: + - qcom,x1e80100-camcc + then: + properties: + power-domains: + items: + - description: MXC power domain. + - description: MMCX power domain. + required: - compatible - clocks --=20 2.44.0 From nobody Sun Feb 8 11:22:07 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 022131420CC for ; Wed, 13 Mar 2024 17:53:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710352441; cv=none; b=AnFFtD2J6gKECudyJdikbQa1ZzzMJlxgohcJIUL/jMAI/0kAtfqOQJdORBqO6Y5WFvvHyfaU9MUwdlGYw1u6rv+tR8HOcJGhOwVl2L7UdgfyaPrvgZ42qbvI5AKn2CJpVmzlDZtxLRXICksrlQYcaptpJoe2t3MHe0W4aImosxM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710352441; c=relaxed/simple; bh=qm9/pAfQvWiGqGVOwNxlH8gFFbT7JVKsj7HqKQPmV6U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Z28TSYwXjrQmQmywPalyNlvtlZ76rJUryq9pTaY57fsJNY0sk26MIsUg2t/7xn4qtpxtYbJ8k5arWpwSKdxrZ/c2ftpCUo4upkitptysEZqN4fJbPzS2Ubi+KFATlIRPo8RwzW5KwdF7/pBVxcjefIrn3RDLFMkfev4vhU6Uhxo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xsUiuoHs; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xsUiuoHs" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-41312232c7aso7790605e9.0 for ; Wed, 13 Mar 2024 10:53:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1710352438; x=1710957238; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=KM81aTvQ9Jln3M+e1NoWl9j0TAIn4t8Grh3IDfzWXRI=; b=xsUiuoHsQ8qdZC29yszSYghfj0LEfLH22+tXkaGaezo+dT4C22j4JOb2vWwqLMTSc8 o7tQrYV3nCbyzNNqQnal3m2Y+3Qks8enkUuzc6H/NtegPgnqB8NbeHfAe7dgEVlGFSwR rcZKfgpRLSO+cCMqv7o4ljZkoF9Emi/uvsxvwaBz+Us8OII6wv70PZedOmVhW/qYtuq4 5NHgoOgaV95kVPl2ugRVjltbhi+WUXG1fgLm/m1PpTWtygKvQRULAXkF7JeGLgIEgWGl Jouk2yen8u+dtStVxEe8JPUhL1D195MhejhHkrW7WWVkyo0WGkL5BTKwDF9brU08eZex FHbw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710352438; x=1710957238; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KM81aTvQ9Jln3M+e1NoWl9j0TAIn4t8Grh3IDfzWXRI=; b=P5SpC9iOmH28A/wk/VIakK7Ry0eeJQLxrcv/GAJM7+HbonPixsEOb110K8qzYWr814 PgiKuD/upQ+P9NL/qsWswI1/9WM6NTrGhl0k/qynvlIcCFGYHr1ZpJZ0zDU0ZVRYh8W9 BZ3LIJPLwwaKIRcWDQrKx182tB3HHqiXLzmTmTSE8vPj7dLq9qYv5yjTwP4qPtlhlP8W UlekokX29RuumoKuWRwMo+0rb/4MveAnTbro9xpMLSqWuHfyCudRbERs6fBPFYmPhYG9 vYVjUz5W7A5CCnf19vrIpTzylq4zYytQcrt+dCDBBNjOw3nmMg5PWGDZedfgMfXL0VAx yN2g== X-Forwarded-Encrypted: i=1; AJvYcCVkqSke2/xhexckbUR71mwS08ifArwUQTzDn4sHQzS6srugQiczk111w/cESLaEHpyeb0Xaw+Fqv0vnKz2G4gzy4SrKB23UeSFfgJVg X-Gm-Message-State: AOJu0Ywmh5hiJIAfHJg0Zj1Vo9vjclJA6SzVUvKy2vHY0lG9gLGlSuZ3 yTTsn8qzMgiZf6/spZsAIx+D5L/vaH9MPaHCRKyIIHU7goNULf+CXSwfxJWJ1Mk= X-Google-Smtp-Source: AGHT+IFTtMJXFD4nfwVNpeqI+VJeyy9Yl/WRTyR07tWESrF0UzfFkVMdcOIHRLR5tG8MzAvVKVrGSw== X-Received: by 2002:a5d:4105:0:b0:33d:eb13:9e27 with SMTP id l5-20020a5d4105000000b0033deb139e27mr2526935wrp.23.1710352438411; Wed, 13 Mar 2024 10:53:58 -0700 (PDT) Received: from [127.0.0.1] ([176.61.106.68]) by smtp.gmail.com with ESMTPSA id u12-20020a5d6acc000000b0033e7a499deasm9914482wrw.109.2024.03.13.10.53.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Mar 2024 10:53:58 -0700 (PDT) From: Bryan O'Donoghue Date: Wed, 13 Mar 2024 17:53:53 +0000 Subject: [PATCH v2 2/2] clk: qcom: camcc-x1e80100: Set titan_top_gdsc as the parent GDSC of subordinate GDSCs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240313-linux-next-camcc-fixes-v2-2-9426da94ae37@linaro.org> References: <20240313-linux-next-camcc-fixes-v2-0-9426da94ae37@linaro.org> In-Reply-To: <20240313-linux-next-camcc-fixes-v2-0-9426da94ae37@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vladimir Zapolskiy , Abel Vesa , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.13-dev-26615 The Titan TOP GDSC is the parent GDSC for all other GDSCs in the CAMCC block. None of the subordinate blocks will switch on without the parent GDSC switched on. Fixes: 76126a5129b5 ("clk: qcom: Add camcc clock driver for x1e80100") Acked-by: Rajendra Nayak Reviewed-by: Konrad Dybcio Signed-off-by: Bryan O'Donoghue --- drivers/clk/qcom/camcc-x1e80100.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/clk/qcom/camcc-x1e80100.c b/drivers/clk/qcom/camcc-x1e= 80100.c index 46bb225906bff..d421da57697a2 100644 --- a/drivers/clk/qcom/camcc-x1e80100.c +++ b/drivers/clk/qcom/camcc-x1e80100.c @@ -2212,6 +2212,8 @@ static struct clk_branch cam_cc_sfe_0_fast_ahb_clk = =3D { }, }; =20 +static struct gdsc cam_cc_titan_top_gdsc; + static struct gdsc cam_cc_bps_gdsc =3D { .gdscr =3D 0x10004, .en_rest_wait_val =3D 0x2, @@ -2221,6 +2223,7 @@ static struct gdsc cam_cc_bps_gdsc =3D { .name =3D "cam_cc_bps_gdsc", }, .pwrsts =3D PWRSTS_OFF_ON, + .parent =3D &cam_cc_titan_top_gdsc.pd, .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, }; =20 @@ -2233,6 +2236,7 @@ static struct gdsc cam_cc_ife_0_gdsc =3D { .name =3D "cam_cc_ife_0_gdsc", }, .pwrsts =3D PWRSTS_OFF_ON, + .parent =3D &cam_cc_titan_top_gdsc.pd, .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, }; =20 @@ -2245,6 +2249,7 @@ static struct gdsc cam_cc_ife_1_gdsc =3D { .name =3D "cam_cc_ife_1_gdsc", }, .pwrsts =3D PWRSTS_OFF_ON, + .parent =3D &cam_cc_titan_top_gdsc.pd, .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, }; =20 @@ -2257,6 +2262,7 @@ static struct gdsc cam_cc_ipe_0_gdsc =3D { .name =3D "cam_cc_ipe_0_gdsc", }, .pwrsts =3D PWRSTS_OFF_ON, + .parent =3D &cam_cc_titan_top_gdsc.pd, .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, }; =20 @@ -2269,6 +2275,7 @@ static struct gdsc cam_cc_sfe_0_gdsc =3D { .name =3D "cam_cc_sfe_0_gdsc", }, .pwrsts =3D PWRSTS_OFF_ON, + .parent =3D &cam_cc_titan_top_gdsc.pd, .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, }; =20 --=20 2.44.0