From nobody Sun Feb 8 05:29:00 2026 Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on2069.outbound.protection.outlook.com [40.107.6.69]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5017219F6; Wed, 28 Feb 2024 05:34:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.6.69 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709098502; cv=fail; b=t2eMLbQh2HX+a/QvQM7Of8YHpCw0ff+JwpiAAwRpEC/ouzuIY1HREi2eI2X7A6NDGimnbKJ8prPdcdkdOdMtnfrACmfvi+d39Wk0I9vKtUrVLT5n82RxKqjVnFkQjVKLGskDWUNf8+BZWUVlWPhlwdouVktXl+S2M53gjTBh85w= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709098502; c=relaxed/simple; bh=1q00MX8Um71+MRwpaBW9Ul7j6lvDDF1JB4dPwhmP79E=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=ptfweI4y/YoV/AgjRKA4URf9Wlt78II69zVfsQ68XLFzDTEHIub4X/wtNg0dEkKbor5oZlkVPfDXg9+QrG8fIINX9v2o7qzKw+kTcCmeK5iVOlQh2yV7ug+n8yen1N7TzRHBz0PXHsmq7fn4IiP9KW1i+5oLgarU0s7il8xTQjs= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=gSB7Yasx; arc=fail smtp.client-ip=40.107.6.69 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="gSB7Yasx" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LAbN5/QHbd4GWjmx4blEacOURqnmoNX/PieStt5mBF1vO2OXIoj3InnhEqQgwZUjwP7PNLMIvzt41bjD6l8LwTv/pPWblReiZnip8cumKdpHgfWaU6Fupnx3YvHYdMGp3U44B4lMxByKlupbrlZxcXxyf0QCpA/ViPzxtaoR62PT+6Rjj/aAeULfjSGMMBC+DEJuunl2vYVZt0uBlTUcKLuZ3s/KPt05axHuTkBto4kGUQI9mW30wzag6QQd7luFURmdZfDtNAAlEC2ylNqYynqoRM/mCes9R0KyMkx5A52f62r9U0fl26K9VJnwYd6d2lxI/Pc2YRhwhEKmK6+jkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2x81XcX79x4a2Hn+MWwZJ/ftPFjjeLx5eIYSL/f/Dwg=; b=KzbcPWeqOQXKj7xri9WAphQXNPBNt1BPLnQDzDaA5rj3Rzijbl0UUiE0ranAV2JJp8UkhW5aln7raYn5rRozQzsEWq2PK1/H88fCwfxfLBFcpbTa2dH2NfOOunGHCUhE9e9BVjmiCXD3KEhOPfPOKQkLW5VEWlP63bWN5hCxVS2qL7pBK7/xvCa76nJPjhNkr9M43NPBojKXP0Dq+LHviBN4jeAY5WvYvizzfMJ/y/yUV0EIPaqV2i9mF59Me3iOvUvtuBXtZFjfbn3wMNRGRNT3v1De6RgRY9x7XbXUmNt3wOAQ3Oo8wMJ/6F9qdvj7txzvQU6+05u5eloGgYQR0w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2x81XcX79x4a2Hn+MWwZJ/ftPFjjeLx5eIYSL/f/Dwg=; b=gSB7YasxfOQR8RYqRUs6izpTrdIEtUramUC0maLCiB94GGjpSNCH6sXVlQFnPpoUF43AML+hGrKhB8zbqZ49dIvJQA9MGx8AhdeW4p+9VMyG3MJaq/z+pNoLivJWQvBQtPb3IaHdM2g9pNM/ROElwtEisz8nWlknsXI93t1GrUg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AS8PR04MB7525.eurprd04.prod.outlook.com (2603:10a6:20b:29b::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.36; Wed, 28 Feb 2024 05:34:56 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::1232:ed97:118f:72fd]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::1232:ed97:118f:72fd%4]) with mapi id 15.20.7316.034; Wed, 28 Feb 2024 05:34:56 +0000 From: "Peng Fan (OSS)" Date: Wed, 28 Feb 2024 13:43:05 +0800 Subject: [PATCH v2 1/2] dt-bindindgs: clock: support NXP i.MX95 BLK CTL module Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240228-imx95-blk-ctl-v2-1-ffb7eefb6dcd@nxp.com> References: <20240228-imx95-blk-ctl-v2-0-ffb7eefb6dcd@nxp.com> In-Reply-To: <20240228-imx95-blk-ctl-v2-0-ffb7eefb6dcd@nxp.com> To: Abel Vesa , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: linux-clk@vger.kernel.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1709098992; l=3472; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=lwTL7UDSac8mQFBZK5JoP0xi1Q5SdnWerxBEk85GvmI=; b=ma/8jMSztn6vUaLXt8ZG+eqOxkq12PI5guFPeTa2chsmGp5ywDV391JBJO5iSSzJnE54S5uDe ILeC4RhQ0GXCu5rLQ5R3khpzivx2Fq+nYZPm+eN3lQ40L9eR6wdaNCK X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SI1PR02CA0034.apcprd02.prod.outlook.com (2603:1096:4:1f6::10) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AS8PR04MB7525:EE_ X-MS-Office365-Filtering-Correlation-Id: 12f62755-aa07-4fc1-b6c8-08dc381eff87 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: eR1WYjyFwNrr7JuSX4kSFXRBb/43DtLZc5jNJHtMix1SVZ3gUoIktjIBeD1tYXAR/3+CNE7c91cGGKbGtZAAWaLtyub4D+FHYxrBfqNV0tqPAKpc8L/eJdj2sZYbdyuFJmfmudRxmY81kykRz4KoZXEbZZb5qYQrV3gcEw/cJHunHc/GMlp4bvWwTN6TZxsDcTbij6K8nkJZtFmn28j9JZc+NQvrF9724lvkAbAJmPxE7TIdOba9ecZjIRkSOZXGdbaosA6UiEOFiGU+8Z9OJEtluRGmI8TmZL3DSmSqC7CPCb1J0FwG72MCZDtJacjOeUhimjm7Vbd3CGoHmuMccYYD4xXgVgDORIt+mVo/DgmN5AzrhctQwR/aoPVSnsAoRNwyMm4HsZHAAtxHrYZj0DcLOegRS5qfzOGqoYjwmXRdZlpfiyP+Xz+7ji804tFCpNxXxSeiKDZIcHuTiawFyw448ZEo6VMGxqvVIKEGT7QVqo3sdyAQCDVhUEfMOoLSi8DxoPitOdsYnvTay99EKmL3t2LYDrN3gDRO0rOX33EUpkAxVix7nmJJEPfVNGjJKL6Z7reqRsDoJQNABFkjlMhEO0c0C0lSzV8BIY6Urdh9qSpOzsw/rlAzjfVUUMSG2PbBW1xbIhvoYdGeTOynHu18Q1znut1Cp5Havr0Zu5KoGKlqSsbS/zcPvP7Kw4rKFNtDUl4hGOnNDuUHndd+nW7LvpdYnwaZPwm1hwhCNoY= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(921011)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Zy9ybzNpbjNVVlpIMjNJdVNIaFZnb25vWEZCQnVqbDVZR3VVTEk3VEhNejBa?= =?utf-8?B?bGxnWUFReHQ1dEp1Z0hpYVN5eDUvelJnYVJYQTBML3ViMGhRdmFreXdkNlVD?= =?utf-8?B?UzJ6TElsU1h2SG42NjJuamV4VTc0Y2FkZjZXUzlzSUg2OUw1SFdwYnBCb05Y?= =?utf-8?B?b3JoWktVcEpSdFhISGNyMzJSbmovWFNwTUdhWFU4dm1Oeis2U0g0YnBBL3gz?= =?utf-8?B?NjZveG1HSWpIUjJMd2dvS3ZZYTZqcThRWEFGbFpMSTBieTVOYm1DWkRpREZn?= =?utf-8?B?dytYR2xGVExvQmJKQkdkZGZBaHZzQ1lBZENyUVBRdmNCWnFkUFlkTjhjK25F?= =?utf-8?B?Z2tmWlcyVnB0MmV4NlhOcEJuTkw4cnJUamdWRHFVZFZGcEgycW13NmdhS2VO?= =?utf-8?B?eWl6TnpUWVhYa1lGQjRkTW0xUUU4Ti9Lc2FMbjIwbkxkZ1QzdTFONkxjVXlV?= =?utf-8?B?UjVWc1RvTmw1TzBJZ1pHdEV3KzdmZHhZVDZZMkhXU2hzNlA0OC9ISXM3ZGxs?= =?utf-8?B?VjNyV3Mvb0MrMUc4eUhYeERGUWYyVlhKQWlYbWdMVFc0aFA1MFdEZEtWdWsr?= =?utf-8?B?TEg4d2pjcDZCbnFTU013MHYvZ2d2emM3Nm5sVTE5WURXL1Myb21BQ0VPUFRp?= =?utf-8?B?b0R1Z0JWcjY0ZFp6QzJRTFpOUFFIb2R2c2FuclZOQ2RPN1dkekd6UUw2TTk4?= =?utf-8?B?dVg4azZYbXc4VlZObWpDVmNUcWtvQkxvdzR0Q2loM3JZVGk5SzRsUGJMdWpP?= =?utf-8?B?bWVzQTdVRGFad1Zvbk1PejJCaDlZTmJreTM0N3JTWDdrM01xb01mREV2czNM?= =?utf-8?B?OW0xSUlFaC96aDM3aHZ6Q0wvNVZ0aVY3eFhDTkNZdTVPdWp5b0Njc1E0a2tt?= =?utf-8?B?cm1LSXBtbStwb1pyaHM1ZXZGWkRzWjR5MkFGeHVRb1FpMXFvdEs1b093anhJ?= =?utf-8?B?WjExTTh6Qk53WXVScnhrQUlHZ0RCWkhCYTZoMWxuYmNmeUpHNUlSREVVSER4?= =?utf-8?B?ZWxGT0x0b3lKcmIzdjExN2NYNU8zbEJkb3FNMGJ3NzJDOUxHYnhZWGRUU21T?= =?utf-8?B?RDZHM0lJcHB0bHdpRzkycWhJcTJ5VkkyYlF1TG9nMWRqTi9YTlZhSU5OZEhj?= =?utf-8?B?Y0NHNzMrVElTZTFrMURaeTkrZ1RmR0djQVY1em5YVWNqelB3d1BvMjEzbGl2?= =?utf-8?B?Qk5vYjV2dThpTitGcUUzNytqa1NUaUVnQjVOaHV2ZjRJSzBYNzkzUENTRHJl?= =?utf-8?B?dEJDNGNJUmtkb0RoNjFFSE9Ga2U3MDljby9TZEYvOU03MmpwOXhWNVEyNWZl?= =?utf-8?B?QkhraDVuTVV4NkJrRHV0czhJcklHT1VudGI1ZnJ0U3FGQzhvWGp5ckE4UXBP?= =?utf-8?B?Q09FYWNzZkp6L3phZ0IvS2loRXpES0pkUmVROXk3Vmgxc21UVnUrWDQ0anZ2?= =?utf-8?B?TE5QMWl3d0FndHhhZXVmT25UVmpiRm0zUjhJcXc2bVBNSUNlbmdWODVWMmFw?= =?utf-8?B?ODBzRVRkUEtJd0I5dGZ1S2tRV3YxcmRLZHBiMHhJMGd5amE2SktFTUs1Rmcr?= =?utf-8?B?ODN2K29lelVvSkZHVFI0YXYvU3NNV3RqdnFPZElBbVNFN3VSL1hvS0lFWWN2?= =?utf-8?B?YkFTYTMxWVFvQ3YvdE9kQXNYOE55bWxyUGVGbG1JR2ZUTnFVTzI3MStUTGZZ?= =?utf-8?B?SElBcHF4L1hONVVTWW9sSE5BUDdJcXVrUnNZN01FTWQveW1YWXdhWVdZSFFm?= =?utf-8?B?RkZQMWl1QUVJVXRPRFA5TGdaSldDMEJNYlZzY3k5L1ZkeHNWODJ1b1NJeEVN?= =?utf-8?B?c3RicEFUM1J0OWtKZVA4azFIMlVJYktYTWVjRTN3VEJkZmV5bi9ibHNRNTg1?= =?utf-8?B?MXcrRmpDT0hlcFFvL0pnVmpjYXNLNXhvOWJ0eDFESnl2aU5vMzVzRFdGbVhM?= =?utf-8?B?T3hSTTV5Rk9vMHFaR3BrdVlGd0NmWEhOR0d6TmZRV1RwaUdNby9OL3N0cHpz?= =?utf-8?B?ZGdHamxWN2dLcHpZcnNoRTZvOXJwL3hDYW9WbUUxa0dPM2hQOEpORVh4NkRj?= =?utf-8?B?c2w5OFdRSUNvNFgvTEFiKzFBYk1uY0RSQlBBbkdtdVFHL3Q1aS9peEI3d3hS?= =?utf-8?Q?VnxjnbdNlOKAmSDT0V33wt+Ms?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 12f62755-aa07-4fc1-b6c8-08dc381eff87 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2024 05:34:56.8025 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6pl5vGkhPQMwD+3clI8e7CWUdncNzkqNMfIsCtKfVw8AH31VVOaGUyfXJLFmtdccqFybvYxhga01sz2YndruQg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7525 From: Peng Fan i.MX95 includes BLK CTL module in several MIXes, such as VPU_CSR in VPUMIX, BLK_CTRL_NETCMIX in NETCMIX, CAMERA_CSR in CAMERAMIX and etc. The BLK CTL module is used for various settings of a specific MIX, such as clock, QoS and etc. This patch is to add some BLK CTL modules that has clock features. Signed-off-by: Peng Fan --- .../devicetree/bindings/clock/imx95-blk-ctl.yaml | 61 ++++++++++++++++++= ++++ include/dt-bindings/clock/nxp,imx95-clock.h | 32 ++++++++++++ 2 files changed, 93 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/imx95-blk-ctl.yaml b/D= ocumentation/devicetree/bindings/clock/imx95-blk-ctl.yaml new file mode 100644 index 000000000000..6d33601034ae --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx95-blk-ctl.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx95-blk-ctl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX95 Block Control + +maintainers: + - Peng Fan + +properties: + compatible: + items: + - enum: + - nxp,imx95-cameramix-csr + - nxp,imx95-display-master-csr + - nxp,imx95-dispmix-lvds-csr + - nxp,imx95-dispmix-csr + - nxp,imx95-netcmix-blk-ctrl + - nxp,imx95-vpumix-csr + - const: syscon + + reg: + maxItems: 1 + + power-domains: + maxItems: 1 + + clocks: + maxItems: 1 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the cl= ock + ID in its "clocks" phandle cell. See + include/dt-bindings/clock/nxp,imx95-clock.h + + mux-controller: + type: object + $ref: /schemas/mux/reg-mux.yaml + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock Control Module node: + - | + #include + + syscon@4c410000 { + compatible =3D "fsl,imx95-vpumix-csr", "syscon"; + reg =3D <0x4c410000 0x10000>; + #clock-cells =3D <1>; + }; +... diff --git a/include/dt-bindings/clock/nxp,imx95-clock.h b/include/dt-bindi= ngs/clock/nxp,imx95-clock.h new file mode 100644 index 000000000000..09120e098a97 --- /dev/null +++ b/include/dt-bindings/clock/nxp,imx95-clock.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */ +/* + * Copyright 2024 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX95_H +#define __DT_BINDINGS_CLOCK_IMX95_H + +#define IMX95_CLK_DISPMIX_ENG0_SEL 0 +#define IMX95_CLK_DISPMIX_ENG1_SEL 1 +#define IMX95_CLK_DISPMIX_END 2 + +#define IMX95_CLK_DISPMIX_LVDS_PHY_DIV 0 +#define IMX95_CLK_DISPMIX_LVDS_CH0_GATE 1 +#define IMX95_CLK_DISPMIX_LVDS_CH1_GATE 2 +#define IMX95_CLK_DISPMIX_PIX_DI0_GATE 3 +#define IMX95_CLK_DISPMIX_PIX_DI1_GATE 4 +#define IMX95_CLK_DISPMIX_LVDS_CSR_END 5 + +#define IMX95_CLK_VPUBLK_WAVE 0 +#define IMX95_CLK_VPUBLK_JPEG_ENC 1 +#define IMX95_CLK_VPUBLK_JPEG_DEC 2 +#define IMX95_CLK_VPUBLK_END 3 + +#define IMX95_CLK_CAMBLK_CSI2_FOR0 0 +#define IMX95_CLK_CAMBLK_CSI2_FOR1 1 +#define IMX95_CLK_CAMBLK_ISP_AXI 2 +#define IMX95_CLK_CAMBLK_ISP_PIXEL 3 +#define IMX95_CLK_CAMBLK_ISP 4 +#define IMX95_CLK_CAMBLK_END 5 + +#endif /* __DT_BINDINGS_CLOCK_IMX95_H */ --=20 2.37.1 From nobody Sun Feb 8 05:29:00 2026 Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on2055.outbound.protection.outlook.com [40.107.8.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50675225AE; Wed, 28 Feb 2024 05:35:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.8.55 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709098507; cv=fail; b=V1yT22cexfOhn+Mpmlz2keMHE/lNTc03PFz1Ltx7HV+Csk+RCbuHyPGP/kyq3GJZnTHq6s9kesMwFk8psUh1AIm8Teg1g8SO0LD1k+YFqsS+sKCHnm9S4HbVsQsHbOUx9JPaUbksHM2WPGoT1Qg6UCjSgDw40v8GZFFLrPFcrEw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709098507; c=relaxed/simple; bh=fDE9BWjTxN0JFNMOAlkEvZ2Xp4/m3vom/AAIEN+mkLY=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=cLFHKM7YpRMweRDBS1ZVp5y7x9BzrEPFvzEzL7t/YcWdZt188sODDf9473F5+/SoOvuakxK9Fc2oLeW3f0wQsyDwcTgvJBPiyps4HsOn5c0oZgeATYMzgZ/NYhojtL46Tc6newI789PC1Ycu0fRWx93Sx7PkT0ZE7ABUWey67Ow= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=YEKuBjin; arc=fail smtp.client-ip=40.107.8.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="YEKuBjin" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=fvbB9EmQQK8U3LjafLfcTVsj/OeZ1pVT61LJiX4+v69cNbMUd/BLOzNICj9DOUeCwcwbFlCdlGdJMUZ6Uc6du25AKZ3fQdjtjd0+NQ4TpBMuS6lpWoHwe229RvGQ433Ja/Wpmtgn8Qi87SrStbmj1AMPh/qd8SSw9hDSy7uDE2zhJtxJK+MrS8DECVZowUOlNHSNRxKCy988HTmHgeuQSbs1kD396JOTIWiLWUjsUZJ2Gfot3EsQkM8evybuDO01gqQ2LhomHA5E4Fit4dr4lTLH4nwGjUEwYqe5tEOQ+nNKyiDEuzZD5mZ//BxXOQsKuK6GGhcvoxJiSOhfmFbI1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VWFZDVTupKRHqGzPzOcozEj38Hip9TgR0m5LQhPIOCE=; b=boAo3WD2rBmAkH9l/4rkrbycJP0qHfeXW38Y6KiQDPDm5urYTdU0QeDqjJhTNwDfPKwwtyjk1mFmTTYVd19l7mxbhejpkeJIL/aDTWvvEhVAFytQSAYiCLqbfQru0RgkJ/UuvnHOhjrPRIwKvlkv39zyQtg07kFDdwbEztXOzHIGucXUoq6/NF8/xcp/mehXzky1hhxF+txGqmRBlKB07JlVAKSl9F8uyNSmWgnngbOFTmuleUX7WR9ArTvvqll40nAU+IGrO6ngxksmldRiUf0mFeHcIyeW1lok6czkuJKN9GyEaSYW8tsB+2njTTII/sGbDq/p7SiP7pkawK0ZvA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VWFZDVTupKRHqGzPzOcozEj38Hip9TgR0m5LQhPIOCE=; b=YEKuBjinq5IfiKDTh7KwQ3Lqqb4XPegV6ubbGTbuIS82n6aEcQwuwdR74TrLihk16CkKSfd8sZ2m6z8O/Ts851OokLNlAI/5EbtZIs6Vp0m24qygmLQMGNrYr7IWyTfzU3pwGsmKd41UkmTD8vsKvv4MJPWIHy7o55xWXex03OA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AS8PR04MB7525.eurprd04.prod.outlook.com (2603:10a6:20b:29b::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.36; Wed, 28 Feb 2024 05:35:02 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::1232:ed97:118f:72fd]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::1232:ed97:118f:72fd%4]) with mapi id 15.20.7316.034; Wed, 28 Feb 2024 05:35:01 +0000 From: "Peng Fan (OSS)" Date: Wed, 28 Feb 2024 13:43:06 +0800 Subject: [PATCH v2 2/2] clk: imx: add i.MX95 BLK CTL clk driver Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240228-imx95-blk-ctl-v2-2-ffb7eefb6dcd@nxp.com> References: <20240228-imx95-blk-ctl-v2-0-ffb7eefb6dcd@nxp.com> In-Reply-To: <20240228-imx95-blk-ctl-v2-0-ffb7eefb6dcd@nxp.com> To: Abel Vesa , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: linux-clk@vger.kernel.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1709098992; l=13492; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=xdgyrgvjxybTyzDq8X/GTHuUjGIxReFNUQBlt7Wg4qY=; b=f9YFYxZSOWqKPqciCGeucA2E7VHpuRFnz0L7kbuHPCzs5l45CeaGfETmDDMXMButZmoao1z/S eVWZIs2/uVbAcCRHdhqBbitj4q3zqrgja0wymAosk4YQMPY5XFBHj0a X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SI1PR02CA0034.apcprd02.prod.outlook.com (2603:1096:4:1f6::10) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AS8PR04MB7525:EE_ X-MS-Office365-Filtering-Correlation-Id: d67fad88-177a-4c9b-e49d-08dc381f0292 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: FVT1nnSrpMr+52UcuWgLCaBgrthTqCIoN+qJkcvTeNWB9FBub6aP5Hiv3AFEMMDLGRYbNCFI/hgu5LDOzgY5bGALPhW5JR5v1jntHpMBoIRdREv7fDllakJoeGf7zi96RjuBctrV7RfKjddoSA/VBFJRi+Vj9MBdUGO2DsuPwMbCnZz4cug/5AxgmyBFEP3ry2nLxlrwapT/6KofSrIMB019Klmdp7ADUkpaV/n7uuhJs6kMO1BA9QVT270noj3HEU0KyuXeAA4FuUHFLT4qE38xGs7idWlVFq7P6FNExfom6omyRFP0/IiNyQ+naxhf2Jc8IQTyT6Mkxcft4bAyMB5ZN/cF9Fy6UAjTrwmQ2GQyKOb+hXIlJWdZgsl1IrumQxkpjKD8Skq0JA+ZDoTgmH6KOdoVcTtSD8lUn/PCrv6msnj95L+sCGLZysR5CBOwlGLnohnWF5CSK4kQNTKVvjIfc5KqJerRWQOK8uTPkFrWCUQdvKeSgqFOQSwsDU/c7tZACNwwaN/geVoSmn7o1cKNPrIcz6sw3LFo9uGYp1U9IVFsaLT5+ez+vY0SqYbtiqvG9bsuCi/eSs+ycEYEgOp6L+JecbRakwe1nyWnT7BUxMngwglErb7TheCLzygjPbPQpekbu++Uv7cXvxq7Di2YcLv/GJob7WTSpCNlu2UmEFc50iORaJ3txUShLegTrvIrs9J1QIIcl4Oo1uQG16WC1REiuKqkiRsxFa5txRs= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(921011)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?bjI1MHZuR2FoSzBqcm5GRXhJeWpyL0tzTkYyaUVOcUVTaVR0cDFyclZGQmt0?= =?utf-8?B?QzQySUc0REdUODVhVHJPTUErZHBNUmFUeHBkZXZZU2RpemZOeUFvSGkzYTlF?= =?utf-8?B?V200R2M4NDROVm5CQ1M3aGQwRWtHeUMvTDdhSmh4MEp1OS9Qd3ViQ2NaUTJ1?= =?utf-8?B?cGZYak9qQVIwN0xNNUtiUVJaUlkrYmVLSUVwNENzME5HSnNicFVjSCs5aVZl?= =?utf-8?B?RENEQytRYXlZS0QxK2plckYwVURtSDlZa3cxajFtNjc2WjkxY3A3ZWkvQ2Iy?= =?utf-8?B?ZHhGU1hqSXp0WVY3bmtma05SM2NzQWFmaGRvZVpiQU5yZzhzM2huamNpWGpj?= =?utf-8?B?SmxiSVVMWUNCT3BBQUp5ei9GbmdOTFFGc1R2RUVURFp0djlkM1Y4R0hnN09C?= =?utf-8?B?M1dGdUh1KzVETnRDYTBhSjVvV1JDa0ZNUHU0MU51TXdaMWtVa0JpY1doVVhy?= =?utf-8?B?VVFuMFU1bVdmZDZVYmhwYzF5bm9qNXZhTW9IanhZSGNaaC9UYVNta2g1NjBI?= =?utf-8?B?S1o4aWVrT0lqS253QUQwRDZobWswWkFZcmlUdG9hOHQydHJiWXMwT2FVMDVV?= =?utf-8?B?SEVXTFRDL0tCazhNK3hLNi80djVEb28rQ25lQ2NKWXdFNVA2bkxXUDFKcUJU?= =?utf-8?B?c08zaTE1cERxNVgxV0ZIK2JDdDdOSU5jY2RhMGlhWWgvQ2ZzaHJUYlcraTh3?= =?utf-8?B?Smd2K2huNWlOUmp5U2tEQlFISFRoZmFRbzNtOFNRWlpwT2c3Qmo0a3k1OFg1?= =?utf-8?B?NUJySVVmckdPSmJZT0FNOW5xbDVqOXpwenJuNVRtdG1aYVNVN1dvcmtlbVhu?= =?utf-8?B?b1lXeE5vMjQyRDhXZGRhMlliL2hCYlNXZU9EWmsrOE1FYWFENExlRy9sYU43?= =?utf-8?B?bXFKU3Uvd2hLTHEvOE5kSGw5SlBFZmJaTzZhWVJlUVl1U2piQ0NESW9jZFN6?= =?utf-8?B?MzgySFAvNitEUldBSGw0SXE1bkZsRFpmajN1QktTUHB0OGFEa1pTbzRsR014?= =?utf-8?B?WGpoNm9sMXRzQ0FjaVdNWWFIa2grSlJ2a0wvZlZqSTJyNkI4S2NTcWhTL2l3?= =?utf-8?B?ckwweU55TzM3bXRJWXg2ZTRjQ2dwNUFlbWw5cVN1Q3VlTG9Fb3I0Vjl5anVK?= =?utf-8?B?d0poVE5YUThPOWNPRloxczR5TlRYbGJObDNNSVhBVlpub3NPanpEWU9wMWhw?= =?utf-8?B?R29ueEpkM1pRcVFmRmdPN0YwRkNlZVAzTzJTeWE4aFFGYVJQTGp6bDZtaDF2?= =?utf-8?B?TCs1andQU3ZoSUc3QTkxT2Q0V1V4dTBZNy9YeU1YRythNG1MUzd1dmIzM3N2?= =?utf-8?B?dFdTdFpLeU1JZTkwbDM0T3ZvUnhyc0F5aSt2aTdpQWVlVFZqRy9LNW1kWHp1?= =?utf-8?B?bi84NGV4ZGZYNjNBVnFUbzZzMSszWEEyN2YxN1VxNmxOZkFPZlVRSWFIcVEy?= =?utf-8?B?WWNDZkRkZnRhSm9QSUpTOGZHTHRuYU9wVXpNMi85cVlYTFo0bUtlRkJaT0xE?= =?utf-8?B?ZW1zS3JiQzk1RXQ2ZXRmaWJNeEF1aTA0RGdzSHUzZlFVMmxTbDkwK2MvT3lh?= =?utf-8?B?N1RyekhrZ2t3by80NnhXcTlxeldrc1J3cm14aEdUSjQvM2lmM25QMUdpVkV4?= =?utf-8?B?OWlabUNKMkhDRityb0NNR0lhU0tBYVR3MUNmMjhUS0g5OEJ0QXAwL05Jb2pi?= =?utf-8?B?U1dOa2Y1TGN0dzNBa1NUckNOWC9OZUlOZU93MEsxZGNIOVBDa1huYWtKY3NB?= =?utf-8?B?STM3TnNHWDd1UDR3Qk1Nc3JudGZSM25XZnRkcUU3Y0dMdmVMRXpSZC9nVC9W?= =?utf-8?B?WE5TMm8yOXE1eTRKQnVCVjR5S1NlbWRWY3ZuU254ZGRjdzJEejZTanpMNk5s?= =?utf-8?B?R0duTHFXd3plSXljand4eGI4U1RkV3htSlg0STVhUjd3VEVENllISVJudk5x?= =?utf-8?B?ZjhEWG52RlRYNE5xb0VzUDM5T0J2c0xJeXFua3E2OFVuTlNrUzNVMzdVODly?= =?utf-8?B?cUpRUE1nckZxUDhYSXhwbzZ2Z3RoYjZySFA5OFQ3TVlIYTVVYWZCS2xKelA0?= =?utf-8?B?TWRkeEk0TXE4ZEw0OUs1eXdlNFdpYk9Cb05YamxyTU9uL1FRT3NqeTBwU0pw?= =?utf-8?Q?J5+Pv830dyfRvaQwGZ0QwP4wV?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d67fad88-177a-4c9b-e49d-08dc381f0292 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2024 05:35:01.8996 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: lrlyRdJS0R5cU0NX/Hj6vzJCCSAe/vRKUyI8200sOEouirH5KV1bmRtx5Kl5uz5/RNviQMjEZs0hv8X9kbZvaQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7525 From: Peng Fan i.MX95 has BLK CTL modules in various MIXes, the BLK CTL modules support clock features such as mux/gate/div. This patch is to add the clock feature of BLK CTL modules Signed-off-by: Peng Fan --- drivers/clk/imx/Kconfig | 7 + drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imx95-blk-ctl.c | 438 ++++++++++++++++++++++++++++++++= ++++ 3 files changed, 446 insertions(+) diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index db3bca5f4ec9..6da0fba68225 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -114,6 +114,13 @@ config CLK_IMX93 help Build the driver for i.MX93 CCM Clock Driver =20 +config CLK_IMX95_BLK_CTL + tristate "IMX95 Clock Driver for BLK CTL" + depends on ARCH_MXC || COMPILE_TEST + select MXC_CLK + help + Build the clock driver for i.MX95 BLK CTL + config CLK_IMXRT1050 tristate "IMXRT1050 CCM Clock Driver" depends on SOC_IMXRT || COMPILE_TEST diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index d4b8e10b1970..03f2b2a1ab63 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -31,6 +31,7 @@ obj-$(CONFIG_CLK_IMX8MP) +=3D clk-imx8mp.o clk-imx8mp-aud= iomix.o obj-$(CONFIG_CLK_IMX8MQ) +=3D clk-imx8mq.o =20 obj-$(CONFIG_CLK_IMX93) +=3D clk-imx93.o +obj-$(CONFIG_CLK_IMX95_BLK_CTL) +=3D clk-imx95-blk-ctl.o =20 obj-$(CONFIG_MXC_CLK_SCU) +=3D clk-imx-scu.o clk-imx-lpcg-scu.o clk-imx-ac= m.o clk-imx-scu-$(CONFIG_CLK_IMX8QXP) +=3D clk-scu.o clk-imx8qxp.o \ diff --git a/drivers/clk/imx/clk-imx95-blk-ctl.c b/drivers/clk/imx/clk-imx9= 5-blk-ctl.c new file mode 100644 index 000000000000..4448b7a3a2a3 --- /dev/null +++ b/drivers/clk/imx/clk-imx95-blk-ctl.c @@ -0,0 +1,438 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +enum { + CLK_GATE, + CLK_DIVIDER, + CLK_MUX, +}; + +struct imx95_blk_ctl { + struct device *dev; + spinlock_t lock; + struct clk *clk_apb; + + void __iomem *base; + /* clock gate register */ + u32 clk_reg_restore; +}; + +struct imx95_blk_ctl_clk_dev_data { + const char *name; + const char * const *parent_names; + u32 num_parents; + u32 reg; + u32 bit_idx; + u32 bit_width; + u32 clk_type; + u32 flags; + u32 flags2; + u32 type; +}; + +struct imx95_blk_ctl_dev_data { + const struct imx95_blk_ctl_clk_dev_data *clk_dev_data; + u32 num_clks; + bool rpm_enabled; + u32 clk_reg_offset; +}; + +static const struct imx95_blk_ctl_clk_dev_data vpublk_clk_dev_data[] =3D { + [IMX95_CLK_VPUBLK_WAVE] =3D { + .name =3D "vpublk_wave_vpu", + .parent_names =3D (const char *[]){ "vpu", }, + .num_parents =3D 1, + .reg =3D 8, + .bit_idx =3D 0, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_VPUBLK_JPEG_ENC] =3D { + .name =3D "vpublk_jpeg_enc", + .parent_names =3D (const char *[]){ "vpujpeg", }, + .num_parents =3D 1, + .reg =3D 8, + .bit_idx =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_VPUBLK_JPEG_DEC] =3D { + .name =3D "vpublk_jpeg_dec", + .parent_names =3D (const char *[]){ "vpujpeg", }, + .num_parents =3D 1, + .reg =3D 8, + .bit_idx =3D 2, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + } +}; + +static const struct imx95_blk_ctl_dev_data vpublk_dev_data =3D { + .num_clks =3D IMX95_CLK_VPUBLK_END, + .clk_dev_data =3D vpublk_clk_dev_data, + .rpm_enabled =3D true, + .clk_reg_offset =3D 8, +}; + +static const struct imx95_blk_ctl_clk_dev_data camblk_clk_dev_data[] =3D { + [IMX95_CLK_CAMBLK_CSI2_FOR0] =3D { + .name =3D "camblk_csi2_for0", + .parent_names =3D (const char *[]){ "camisi", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 0, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_CAMBLK_CSI2_FOR1] =3D { + .name =3D "camblk_csi2_for1", + .parent_names =3D (const char *[]){ "camisi", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_CAMBLK_ISP_AXI] =3D { + .name =3D "camblk_isp_axi", + .parent_names =3D (const char *[]){ "camaxi", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 4, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_CAMBLK_ISP_PIXEL] =3D { + .name =3D "camblk_isp_pixel", + .parent_names =3D (const char *[]){ "camisi", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 5, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_CAMBLK_ISP] =3D { + .name =3D "camblk_isp", + .parent_names =3D (const char *[]){ "camisi", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 6, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + } +}; + +static const struct imx95_blk_ctl_dev_data camblk_dev_data =3D { + .num_clks =3D IMX95_CLK_CAMBLK_END, + .clk_dev_data =3D camblk_clk_dev_data, + .clk_reg_offset =3D 0, +}; + +static const struct imx95_blk_ctl_clk_dev_data lvds_clk_dev_data[] =3D { + [IMX95_CLK_DISPMIX_LVDS_PHY_DIV] =3D { + .name =3D "ldb_phy_div", + .parent_names =3D (const char *[]){ "ldbpll", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 0, + .bit_width =3D 1, + .type =3D CLK_DIVIDER, + .flags2 =3D CLK_DIVIDER_POWER_OF_TWO, + }, + [IMX95_CLK_DISPMIX_LVDS_CH0_GATE] =3D { + .name =3D "lvds_ch0_gate", + .parent_names =3D (const char *[]){ "ldb_phy_div", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 1, + .bit_width =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_DISPMIX_LVDS_CH1_GATE] =3D { + .name =3D "lvds_ch1_gate", + .parent_names =3D (const char *[]){ "ldb_phy_div", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 2, + .bit_width =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_DISPMIX_PIX_DI0_GATE] =3D { + .name =3D "lvds_di0_gate", + .parent_names =3D (const char *[]){ "ldb_pll_div7", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 3, + .bit_width =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, + [IMX95_CLK_DISPMIX_PIX_DI1_GATE] =3D { + .name =3D "lvds_di1_gate", + .parent_names =3D (const char *[]){ "ldb_pll_div7", }, + .num_parents =3D 1, + .reg =3D 0, + .bit_idx =3D 4, + .bit_width =3D 1, + .type =3D CLK_GATE, + .flags =3D CLK_SET_RATE_PARENT, + .flags2 =3D CLK_GATE_SET_TO_DISABLE, + }, +}; + +static const struct imx95_blk_ctl_dev_data lvds_csr_dev_data =3D { + .num_clks =3D IMX95_CLK_DISPMIX_LVDS_CSR_END, + .clk_dev_data =3D lvds_clk_dev_data, + .clk_reg_offset =3D 0, +}; + +static const struct imx95_blk_ctl_clk_dev_data dispmix_csr_clk_dev_data[] = =3D { + [IMX95_CLK_DISPMIX_ENG0_SEL] =3D { + .name =3D "disp_engine0_sel", + .parent_names =3D (const char *[]){"videopll1", "dsi_pll", "ldb_pll_div7= ", }, + .num_parents =3D 4, + .reg =3D 0, + .bit_idx =3D 0, + .bit_width =3D 2, + .type =3D CLK_MUX, + .flags =3D CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, + }, + [IMX95_CLK_DISPMIX_ENG1_SEL] =3D { + .name =3D "disp_engine1_sel", + .parent_names =3D (const char *[]){"videopll1", "dsi_pll", "ldb_pll_div7= ", }, + .num_parents =3D 4, + .reg =3D 0, + .bit_idx =3D 2, + .bit_width =3D 2, + .type =3D CLK_MUX, + .flags =3D CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, + } +}; + +static const struct imx95_blk_ctl_dev_data dispmix_csr_dev_data =3D { + .num_clks =3D IMX95_CLK_DISPMIX_END, + .clk_dev_data =3D dispmix_csr_clk_dev_data, + .clk_reg_offset =3D 0, +}; + +static int imx95_bc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + const struct imx95_blk_ctl_dev_data *bc_data; + struct imx95_blk_ctl *bc; + struct clk_hw_onecell_data *clk_hw_data; + struct clk_hw **hws; + void __iomem *base; + int i, ret; + + bc =3D devm_kzalloc(dev, sizeof(*bc), GFP_KERNEL); + if (!bc) + return -ENOMEM; + bc->dev =3D dev; + dev_set_drvdata(&pdev->dev, bc); + + spin_lock_init(&bc->lock); + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + bc->base =3D base; + bc->clk_apb =3D devm_clk_get(dev, NULL); + if (IS_ERR(bc->clk_apb)) + return dev_err_probe(dev, PTR_ERR(bc->clk_apb), "failed to get APB clock= \n"); + + ret =3D clk_prepare_enable(bc->clk_apb); + if (ret) { + dev_err(dev, "failed to enable apb clock: %d\n", ret); + return ret; + } + + bc_data =3D of_device_get_match_data(dev); + if (!bc_data) + return devm_of_platform_populate(dev); + + clk_hw_data =3D devm_kzalloc(dev, struct_size(clk_hw_data, hws, bc_data->= num_clks), + GFP_KERNEL); + if (!clk_hw_data) + return -ENOMEM; + + if (bc_data->rpm_enabled) + pm_runtime_enable(&pdev->dev); + + clk_hw_data->num =3D bc_data->num_clks; + hws =3D clk_hw_data->hws; + + for (i =3D 0; i < bc_data->num_clks; i++) { + const struct imx95_blk_ctl_clk_dev_data *data =3D &bc_data->clk_dev_data= [i]; + void __iomem *reg =3D base + data->reg; + + if (data->type =3D=3D CLK_MUX) { + hws[i] =3D clk_hw_register_mux(dev, data->name, data->parent_names, + data->num_parents, data->flags, reg, + data->bit_idx, data->bit_width, + data->flags2, &bc->lock); + } else if (data->type =3D=3D CLK_DIVIDER) { + hws[i] =3D clk_hw_register_divider(dev, data->name, data->parent_names[= 0], + data->flags, reg, data->bit_idx, + data->bit_width, data->flags2, &bc->lock); + } else { + hws[i] =3D clk_hw_register_gate(dev, data->name, data->parent_names[0], + data->flags, reg, data->bit_idx, + data->flags2, &bc->lock); + } + if (IS_ERR(hws[i])) { + ret =3D PTR_ERR(hws[i]); + dev_err(dev, "failed to register: %s:%d\n", data->name, ret); + goto cleanup; + } + } + + ret =3D of_clk_add_hw_provider(dev->of_node, of_clk_hw_onecell_get, clk_h= w_data); + if (ret) + goto cleanup; + + ret =3D devm_of_platform_populate(dev); + if (ret) { + of_clk_del_provider(dev->of_node); + goto cleanup; + } + + if (pm_runtime_enabled(bc->dev)) + clk_disable_unprepare(bc->clk_apb); + + return 0; + +cleanup: + for (i =3D 0; i < bc_data->num_clks; i++) { + if (IS_ERR_OR_NULL(hws[i])) + continue; + clk_hw_unregister(hws[i]); + } + + if (bc_data->rpm_enabled) + pm_runtime_disable(&pdev->dev); + + return ret; +} + +#ifdef CONFIG_PM +static int imx95_bc_runtime_suspend(struct device *dev) +{ + struct imx95_blk_ctl *bc =3D dev_get_drvdata(dev); + + clk_disable_unprepare(bc->clk_apb); + return 0; +} + +static int imx95_bc_runtime_resume(struct device *dev) +{ + struct imx95_blk_ctl *bc =3D dev_get_drvdata(dev); + + return clk_prepare_enable(bc->clk_apb); +} +#endif + +#ifdef CONFIG_PM_SLEEP +static int imx95_bc_suspend(struct device *dev) +{ + struct imx95_blk_ctl *bc =3D dev_get_drvdata(dev); + const struct imx95_blk_ctl_dev_data *bc_data; + int ret; + + bc_data =3D of_device_get_match_data(dev); + if (!bc_data) + return 0; + + if (bc_data->rpm_enabled) { + ret =3D pm_runtime_get_sync(bc->dev); + if (ret < 0) { + pm_runtime_put_noidle(bc->dev); + return ret; + } + } + + bc->clk_reg_restore =3D readl(bc->base + bc_data->clk_reg_offset); + + return 0; +} + +static int imx95_bc_resume(struct device *dev) +{ + struct imx95_blk_ctl *bc =3D dev_get_drvdata(dev); + const struct imx95_blk_ctl_dev_data *bc_data; + + bc_data =3D of_device_get_match_data(dev); + if (!bc_data) + return 0; + + writel(bc->clk_reg_restore, bc->base + bc_data->clk_reg_offset); + + if (bc_data->rpm_enabled) + pm_runtime_put(bc->dev); + + return 0; +} +#endif + +static const struct dev_pm_ops imx95_bc_pm_ops =3D { + SET_RUNTIME_PM_OPS(imx95_bc_runtime_suspend, imx95_bc_runtime_resume, NUL= L) + SET_SYSTEM_SLEEP_PM_OPS(imx95_bc_suspend, imx95_bc_resume) +}; + +static const struct of_device_id imx95_bc_of_match[] =3D { + { .compatible =3D "nxp,imx95-cameramix-csr", .data =3D &camblk_dev_data }, + { .compatible =3D "nxp,imx95-display-master-csr", }, + { .compatible =3D "nxp,imx95-dispmix-lvds-csr", .data =3D &lvds_csr_dev_d= ata }, + { .compatible =3D "nxp,imx95-dispmix-csr", .data =3D &dispmix_csr_dev_dat= a }, + { .compatible =3D "nxp,imx95-netcmix-blk-ctrl", }, + { .compatible =3D "nxp,imx95-vpumix-csr", .data =3D &vpublk_dev_data }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx95_blk_ctl_match); + +static struct platform_driver imx95_bc_driver =3D { + .probe =3D imx95_bc_probe, + .driver =3D { + .name =3D "imx95-blk-ctl", + .of_match_table =3D of_match_ptr(imx95_bc_of_match), + .pm =3D &imx95_bc_pm_ops, + }, +}; +module_platform_driver(imx95_bc_driver); + +MODULE_DESCRIPTION("NXP i.MX95 blk ctl driver"); +MODULE_LICENSE("GPL"); --=20 2.37.1