From nobody Mon Feb 9 01:44:01 2026 Received: from mail-pg1-f180.google.com (mail-pg1-f180.google.com [209.85.215.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 94E141BC58 for ; Mon, 26 Feb 2024 04:09:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708920549; cv=none; b=nstqZnPmzeMcUHDP3aRR9jQqZAuYEEw/ix5KDdU8Sq3SchalUMY8lqdmKywCce+M/G/P2L7ydHo/VNQiqIwOzFIZ09WN/YrupVY/RJzVbm/kn1y8QqZM7yJLJq0NliCZGdGfCxx1ylyOmwbrMVx1UPBHqdf6GJPLS9xLOsk9LJs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708920549; c=relaxed/simple; bh=APFJu97iF/Q7yQHW0TErFqGPGHZVLbEuv5/pTvZH4GA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jFNtH1pqUPeYslfa9u65M5NKqyHvhNj0XY5TKyaHOdEz12WUmAAhHDKfPKrd3buZdjKEbQUkqqnp21/8mObGThjnhCvjkhOABrKIjexbCOhPrr5RBsK8Iu0NsbmYi4VCRkSbgcu3RZK4J4L6iMZvtJqYXZDnt3gpCJ9ELVkVIBQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=Z09s0Zgg; arc=none smtp.client-ip=209.85.215.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="Z09s0Zgg" Received: by mail-pg1-f180.google.com with SMTP id 41be03b00d2f7-517ab9a4a13so2395793a12.1 for ; Sun, 25 Feb 2024 20:09:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1708920547; x=1709525347; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=e5v94DxHTEIb3n5F/F4oKqeNpt9RHfDtfleNBZBAcsM=; b=Z09s0ZggUIbKcl+XdQCkd5ML3+PKdNEtzLnlBC1KW3m7yA3JDQI3vSdlrgme+jjN1d xTpOM+Bql9UCC3cOhnnvY8bnc6NLsItvK69bdCiaqXER6L+LRYy5em6MutHZqSn4hepC S/3yah306vwchVmciMc+4Q3JQw9JYIiicCywzhal0QHJt9mA08/oGMvqmBd6Mas8zLVD 7YSJWsM01acw7wPLxRR6FodKHKVm+qQReUgLLnJNqGJJWbACcoiqQspcPdrG35pmqG/z Q5J/+B8zqVM19L2I+yecps0fwBuNaZMpakIAeyq6Ow2HkCChgKEcFpmxITNjK5WTgfd8 2nfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708920547; x=1709525347; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=e5v94DxHTEIb3n5F/F4oKqeNpt9RHfDtfleNBZBAcsM=; b=mN6IVlVn9fGwBXWXdQBV928SQx4VBZxtf/c55GdGN5S8x/shK+orhU35ZKOFlr7wzd +Bt6JrPAwBMAmSWCRM76uJ2/JFNXY+bSeMbWEtjuKtk498j/oJahH8iZqrpv26ccTg0j FEpApQfYs3cbKRwn4EWkXY6aj4pNJAml3brPJ8aogJ4L3FC81bQGzVhj/8hVLvqHslEQ j7uHJ8UHURmSIj9sYjOiJq3XdRsuDiQX5Kn5EWD7ITPfop324wn52WRH7O14YUDKWBxB +UsuqBKmFJiUjHxF57GBA5mim0sPJ+PfkGE8DVH+7+a6kNmh1HbnhYWuEE1PP8F5wL3V 2tvw== X-Forwarded-Encrypted: i=1; AJvYcCUvf4XjSj1gaIk0+8TMFcnv6uj7bLtoQcmC1O0U5LmGG6ygivNRbptigYogbkIeOeM9sFfG05Jd9PNvmblufAVuTpYvFCOeRF7JVLaa X-Gm-Message-State: AOJu0YxjPHsiXrALbyPu9ahudmcksoP8y8J10SVVCl4MdnTjxu5dqBlW fgNSHCMAXdYNe44T2cjqUrI7LZUaPHgpTi0zBMGhJ8a5zxboCMnrFFT32airsvQ= X-Google-Smtp-Source: AGHT+IEDPxbGJSvrlZ93JjP4+EdbzDDtWpP2MPh5tJ8fgAQjYG+gZtkJ/x/LoQqtZ7r8SgdKF1ybmQ== X-Received: by 2002:a05:6a21:2d0b:b0:1a0:e59d:1dc4 with SMTP id tw11-20020a056a212d0b00b001a0e59d1dc4mr11149308pzb.11.1708920546850; Sun, 25 Feb 2024 20:09:06 -0800 (PST) Received: from localhost.localdomain ([171.76.86.62]) by smtp.gmail.com with ESMTPSA id d11-20020a170902654b00b001dc6f7e794dsm3023258pln.16.2024.02.25.20.09.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 Feb 2024 20:09:06 -0800 (PST) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Frank Rowand , Conor Dooley Cc: Marc Zyngier , =?UTF-8?q?Bj=C3=B6rn=20T=C3=B6pel?= , Atish Patra , Andrew Jones , Sunil V L , Saravana Kannan , Anup Patel , linux-riscv@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Anup Patel Subject: [PATCH v15 01/10] irqchip/riscv-intc: Fix low-level interrupt handler setup for AIA Date: Mon, 26 Feb 2024 09:37:37 +0530 Message-Id: <20240226040746.1396416-2-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240226040746.1396416-1-apatel@ventanamicro.com> References: <20240226040746.1396416-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use riscv_intc_aia_irq() as the low-level interrupt handler and print "using AIA" in the INTC boot banner when AIA is available. Fixes: c1be2ae5987a ("irqchip/riscv-intc: Add support for RISC-V AIA") Signed-off-by: Anup Patel --- drivers/irqchip/irq-riscv-intc.c | 10 +++++++--- 1 file changed, 7 insertions(+), 3 deletions(-) diff --git a/drivers/irqchip/irq-riscv-intc.c b/drivers/irqchip/irq-riscv-i= ntc.c index cccb65339982..f87aeab460eb 100644 --- a/drivers/irqchip/irq-riscv-intc.c +++ b/drivers/irqchip/irq-riscv-intc.c @@ -183,7 +183,10 @@ static int __init riscv_intc_init_common(struct fwnode= _handle *fn, struct irq_ch return -ENXIO; } =20 - rc =3D set_handle_irq(&riscv_intc_irq); + if (riscv_isa_extension_available(NULL, SxAIA)) + rc =3D set_handle_irq(&riscv_intc_aia_irq); + else + rc =3D set_handle_irq(&riscv_intc_irq); if (rc) { pr_err("failed to set irq handler\n"); return rc; @@ -191,8 +194,9 @@ static int __init riscv_intc_init_common(struct fwnode_= handle *fn, struct irq_ch =20 riscv_set_intc_hwnode_fn(riscv_intc_hwnode); =20 - pr_info("%d local interrupts mapped\n", - riscv_isa_extension_available(NULL, SxAIA) ? 64 : riscv_intc_nr_irqs); + pr_info("%d local interrupts mapped%s\n", + riscv_isa_extension_available(NULL, SxAIA) ? 64 : riscv_intc_nr_irqs, + riscv_isa_extension_available(NULL, SxAIA) ? " using AIA" : ""); if (riscv_intc_custom_nr_irqs) pr_info("%d custom local interrupts mapped\n", riscv_intc_custom_nr_irqs= ); =20 --=20 2.34.1