From nobody Thu Sep 19 23:15:52 2024 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5B39413CFB7 for ; Thu, 23 May 2024 08:42:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716453777; cv=none; b=PUMtKJJ5u3LlL18JF/W9+7be+17G//wAKXmV7Wv7FteogjRvSuFfK2/WNuJvwdx3IE6v/TSLe0Wo9jfitGfcbFttzFNpq7ZShJ3Kf9XsxsVVEfTMZ7RQaOKh0vWPGsoddduyNpqmvY5eaOZI8vm3AaWdmGD7NHRD7GoL2aIo3s0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716453777; c=relaxed/simple; bh=FkqoRaZS9CBsyXO4bbCwEio14eVUz9malYSup81CLNw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CiwRNs8LT/m5ELBX2MfL+EHwjXB1qkG96QyBq+JRBYUaURdYYHz2npRyeQindcTjBvC1OYOomiJeIcZl3JXMwdGYC+XgrRlT+09F1Wkf6GYV+MUWfcobBJHfcHCm945ZXk5XjUil534Imdcmbip/gSpXnfb391gdDf+KwBFsxFI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=LVwpXBqV; arc=none smtp.client-ip=209.85.167.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="LVwpXBqV" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-51f4d2676d1so7457461e87.3 for ; Thu, 23 May 2024 01:42:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1716453774; x=1717058574; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6jle9CzKb5vRoG0pfCx25HK35X6CFkw4DyQ9IrezQVQ=; b=LVwpXBqVZFuIAjUS36vXivRLlsvSiHpEkMQfPciu0aJO2h9ppyruDmAnjPsdalI4ug eXFXB3gqpuh7cdDjPt1tLT4/ccM5ijjPiO+Fpkwut75DJxLLLAVMfqrN4/bzvguj5GLg X/cEE678DOnjaBIZNHbPDMYdJcemfQ2fbHKUKP/aBRgOvyOWyHDxQB7aKg9nlvpQi/yB axqJHnqrq1yE1TwmCe8VKrQXrnF5eNh0AQxZHSSJ7GlzVsfoMEnTS1eg/p7iGVVCEm/F 1hzNt70cB+42b5nIl5f6g3G/5rtzm52eyyO3KkzkI0khXTI431fCsy+M+1LwcHRtzSzY 24lw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716453774; x=1717058574; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6jle9CzKb5vRoG0pfCx25HK35X6CFkw4DyQ9IrezQVQ=; b=Rca1YbE/uS57QP2s0TVf8ZeJXgyEF6VTWlLPzcrp6PIhPPchsiH88sNWuDKOcF9XtF fIM/PLzA3R79sVRDTA3VHtVUwSeg3Kx4Z7r9dschNfG8TGdd1sKG8xPLyhoC+KWGEmlc zDZb+43Sbwj0HL9U/ZjT//H5DIiJBBb/3V3nJvuXNUcu+V0FqGcghfborVWoE3634Xk6 KZLnvwaEUNVp9n2SMqUeoLp22Y1bqtJV/jUAHDlAmukK0HnkyZPMEgk211RQQq26wKz9 gAXqvyi60SD0BdSqoli83ePUoQNr52537yFrpfHwjrK/hrA8GXuOq9CoGVF5m7Z4m0j2 vDhg== X-Forwarded-Encrypted: i=1; AJvYcCW3vZs6YcnRzkIQy25jnb3Q9OTZXhqbmYue7+PTr8DhJE0lnRySCfUhDecGL7yVwSaEKe7hhmX/U0AUz3byF2849HVYconVlKnd9O3B X-Gm-Message-State: AOJu0YzojI5orF/DEv1dQLO0h0lL9ED4HWyej4M7TiKCQ9rDt6eBM7eU MGdkpFSmyyTUrOTrUkrvSUHJUHRs/k5WMOXgFl+vda9aaE7FplEnOlVfxy4wYxE= X-Google-Smtp-Source: AGHT+IFXDMrKCWne9lt1UGF81xaAzFH+2qMFACI5i3XwZnMCoCldQ6Z/syrf8Jw1EJzmuig6y1BlqQ== X-Received: by 2002:a2e:b53b:0:b0:2e4:d2cd:a736 with SMTP id 38308e7fff4ca-2e949573056mr21972231fa.23.1716453773753; Thu, 23 May 2024 01:42:53 -0700 (PDT) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-42100f3e03asm18556645e9.17.2024.05.23.01.42.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 May 2024 01:42:53 -0700 (PDT) From: Alexandre Mergnat Date: Thu, 23 May 2024 10:42:37 +0200 Subject: [PATCH v5 08/16] ASoC: mediatek: mt8365: Add DMIC DAI support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240226-audio-i350-v5-8-e7e2569df481@baylibre.com> References: <20240226-audio-i350-v5-0-e7e2569df481@baylibre.com> In-Reply-To: <20240226-audio-i350-v5-0-e7e2569df481@baylibre.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Lee Jones , Flora Fu , Jaroslav Kysela , Takashi Iwai , Sumit Semwal , =?utf-8?q?Christian_K=C3=B6nig?= , Catalin Marinas , Will Deacon , Rob Herring , Krzysztof Kozlowski Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-media@vger.kernel.org, dri-devel@lists.freedesktop.org, linaro-mm-sig@lists.linaro.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10393; i=amergnat@baylibre.com; h=from:subject:message-id; bh=FkqoRaZS9CBsyXO4bbCwEio14eVUz9malYSup81CLNw=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBmTwF/vVn7rxnoXmdZccwrp3mtllsNl/WF/l0xRbJI 2NzjKSKJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZk8BfwAKCRArRkmdfjHURRFaEA CHrWquu4zYYtr//IUTJlvx3Crz4GUblUmCRUBoYlB5Wr095MouI7Yu34USFvDcGBmRT7rOZHzG1p6U N2WJ+BZY6L5G6hNtQpt6pGGGkbgnFZX8Z3Ao/PcbGktlqHOkmMOYfK2nQpabGy3hEXEkxFqnBGAmGe dwMv9vqfHhKtskcacFJbmomTC1rGV9OuT/mXG0s6EYrP4vuLfs5GbI4zaPjwKEf4twmQU1yCZDcXyE PEpT/CjKLKE3jOwGrY+bmAGRYdltGM9OfrkZwFHjssltC+iBW7jVqtWjlMMYtICBbOp9LO/dsHolcV IEsbXGF1t5KM9nuEd4Kblt5b9EEiQqtdydjx3KA3O7Ze3NmYfEAqrIt3wbLRF79zO6vFkeTpSYtnxv 8F8fXT+Po3lzEyPfy52BnwNe+rDtyL+o/UHyv/5QkVsTD53hnWD/IitjyvmDZ0JvlZqeQ3cGksdaR3 ZJtgRXKjIWM8fPHtkngKg0hBEIw/rW8byr8uhYpbIqDxx3zyKCT3DmUfwHmFvBX/jTjRLL07stUQ3f nbhrbJs1VKlmT4ILyk2rdKNesyJJmH1bNTEZ+T/JksIbL1UBt2qOuvgfOTsmS83Mkd+Y7w34rNZl0y cBAXWm76yJwhQMR3RjSphhLv/xTx4s0kf/binEww66PaDbYnP7qw2j3wi0JQ== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Add Digital Micro Device Audio Interface support for MT8365 SoC. Signed-off-by: Alexandre Mergnat --- sound/soc/mediatek/mt8365/mt8365-dai-dmic.c | 340 ++++++++++++++++++++++++= ++++ 1 file changed, 340 insertions(+) diff --git a/sound/soc/mediatek/mt8365/mt8365-dai-dmic.c b/sound/soc/mediat= ek/mt8365/mt8365-dai-dmic.c new file mode 100644 index 000000000000..d5a4c2fd88ea --- /dev/null +++ b/sound/soc/mediatek/mt8365/mt8365-dai-dmic.c @@ -0,0 +1,340 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Mediatek 8365 ALSA SoC Audio DAI DMIC Control + * + * Copyright (c) 2024 MediaTek Inc. + * Authors: Jia Zeng + * Alexandre Mergnat + */ + +#include +#include +#include +#include "mt8365-afe-clk.h" +#include "mt8365-afe-common.h" + +struct mt8365_dmic_data { + bool two_wire_mode; + unsigned int clk_phase_sel_ch1; + unsigned int clk_phase_sel_ch2; + bool iir_on; + unsigned int irr_mode; + unsigned int dmic_mode; + unsigned int dmic_channel; +}; + +static int get_chan_reg(unsigned int channel) +{ + switch (channel) { + case 8: + fallthrough; + case 7: + return AFE_DMIC3_UL_SRC_CON0; + case 6: + fallthrough; + case 5: + return AFE_DMIC2_UL_SRC_CON0; + case 4: + fallthrough; + case 3: + return AFE_DMIC1_UL_SRC_CON0; + case 2: + fallthrough; + case 1: + return AFE_DMIC0_UL_SRC_CON0; + default: + return -EINVAL; + } +} + +/* DAI Drivers */ + +static void audio_dmic_adda_enable(struct mtk_base_afe *afe) +{ + mt8365_dai_enable_adda_on(afe); + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_DMIC_CLKDIV_ON, + AFE_ADDA_UL_DL_DMIC_CLKDIV_ON); +} + +static void audio_dmic_adda_disable(struct mtk_base_afe *afe) +{ + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_DMIC_CLKDIV_ON, + ~AFE_ADDA_UL_DL_DMIC_CLKDIV_ON); + mt8365_dai_disable_adda_on(afe); +} + +static void mt8365_dai_enable_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_dmic_data *dmic_data =3D afe_priv->dai_priv[MT8365_AFE_IO_D= MIC]; + unsigned int val_mask; + int reg =3D get_chan_reg(dmic_data->dmic_channel); + + if (reg < 0) + return; + + /* val and mask will be always same to enable */ + val_mask =3D DMIC_TOP_CON_CH1_ON | + DMIC_TOP_CON_CH2_ON | + DMIC_TOP_CON_SRC_ON; + + regmap_update_bits(afe->regmap, reg, val_mask, val_mask); +} + +static void mt8365_dai_disable_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_dmic_data *dmic_data =3D afe_priv->dai_priv[MT8365_AFE_IO_D= MIC]; + unsigned int mask; + int reg =3D get_chan_reg(dmic_data->dmic_channel); + + if (reg < 0) + return; + + dev_dbg(afe->dev, "%s dmic_channel %d\n", __func__, dmic_data->dmic_chann= el); + + mask =3D DMIC_TOP_CON_CH1_ON | + DMIC_TOP_CON_CH2_ON | + DMIC_TOP_CON_SRC_ON | + DMIC_TOP_CON_SDM3_LEVEL_MODE; + + /* Set all masked values to 0 */ + regmap_update_bits(afe->regmap, reg, mask, 0); +} + +static const struct reg_sequence mt8365_dmic_iir_coeff[] =3D { + { AFE_DMIC0_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC0_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC0_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC0_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC0_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC1_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC1_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC1_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC1_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC1_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC2_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC2_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC2_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC2_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC2_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC3_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC3_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC3_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC3_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC3_IIR_COEF_10_09, 0x0000C048 }, +}; + +static int mt8365_dai_load_dmic_iir_coeff_table(struct mtk_base_afe *afe) +{ + return regmap_multi_reg_write(afe->regmap, + mt8365_dmic_iir_coeff, + ARRAY_SIZE(mt8365_dmic_iir_coeff)); +} + +static int mt8365_dai_configure_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_dmic_data *dmic_data =3D afe_priv->dai_priv[MT8365_AFE_IO_D= MIC]; + bool two_wire_mode =3D dmic_data->two_wire_mode; + unsigned int clk_phase_sel_ch1 =3D dmic_data->clk_phase_sel_ch1; + unsigned int clk_phase_sel_ch2 =3D dmic_data->clk_phase_sel_ch2; + unsigned int val =3D 0; + unsigned int rate =3D dai->rate; + int reg =3D get_chan_reg(dai->channels); + + if (reg < 0) + return -EINVAL; + + dmic_data->dmic_channel =3D dai->channels; + + val |=3D DMIC_TOP_CON_SDM3_LEVEL_MODE; + + if (two_wire_mode) { + val |=3D DMIC_TOP_CON_TWO_WIRE_MODE; + } else { + val |=3D FIELD_PREP(DMIC_TOP_CON_CK_PHASE_SEL_CH1, + clk_phase_sel_ch1); + val |=3D FIELD_PREP(DMIC_TOP_CON_CK_PHASE_SEL_CH2, + clk_phase_sel_ch2); + } + + switch (rate) { + case 48000: + val |=3D DMIC_TOP_CON_VOICE_MODE_48K; + break; + case 32000: + val |=3D DMIC_TOP_CON_VOICE_MODE_32K; + break; + case 16000: + val |=3D DMIC_TOP_CON_VOICE_MODE_16K; + break; + case 8000: + val |=3D DMIC_TOP_CON_VOICE_MODE_8K; + break; + default: + return -EINVAL; + } + + regmap_update_bits(afe->regmap, reg, DMIC_TOP_CON_CONFIG_MASK, val); + + return 0; +} + +static int mt8365_dai_dmic_startup(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + + mt8365_afe_enable_main_clk(afe); + + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC0_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC1_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC2_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC3_ADC); + + audio_dmic_adda_enable(afe); + + return 0; +} + +static void mt8365_dai_dmic_shutdown(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + + mt8365_dai_disable_dmic(afe, substream, dai); + audio_dmic_adda_disable(afe); + /* HW Request delay 125us before CG off */ + usleep_range(125, 300); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC3_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC2_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC1_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC0_ADC); + + mt8365_afe_disable_main_clk(afe); +} + +static int mt8365_dai_dmic_prepare(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + + mt8365_dai_configure_dmic(afe, substream, dai); + mt8365_dai_enable_dmic(afe, substream, dai); + + return 0; +} + +static const struct snd_soc_dai_ops mt8365_afe_dmic_ops =3D { + .startup =3D mt8365_dai_dmic_startup, + .shutdown =3D mt8365_dai_dmic_shutdown, + .prepare =3D mt8365_dai_dmic_prepare, +}; + +static struct snd_soc_dai_driver mtk_dai_dmic_driver[] =3D { + { + .name =3D "DMIC", + .id =3D MT8365_AFE_IO_DMIC, + .capture =3D { + .stream_name =3D "DMIC Capture", + .channels_min =3D 1, + .channels_max =3D 8, + .rates =3D SNDRV_PCM_RATE_16000 | + SNDRV_PCM_RATE_32000 | + SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE | + SNDRV_PCM_FMTBIT_S32_LE, + }, + .ops =3D &mt8365_afe_dmic_ops, + } +}; + +/* DAI Controls */ + +/* Values for 48kHz mode */ +static const char * const iir_mode_src[] =3D { + "SW custom", "5Hz", "10Hz", "25Hz", "50Hz", "65Hz" +}; + +static SOC_ENUM_SINGLE_DECL(iir_mode, AFE_DMIC0_UL_SRC_CON0, 7, iir_mode_s= rc); + +static const struct snd_kcontrol_new mtk_dai_dmic_controls[] =3D { + SOC_SINGLE("DMIC IIR Switch", AFE_DMIC0_UL_SRC_CON0, DMIC_TOP_CON_IIR_ON,= 1, 0), + SOC_ENUM("DMIC IIR Mode", iir_mode), +}; + +/* DAI widget */ + +static const struct snd_soc_dapm_widget mtk_dai_dmic_widgets[] =3D { + SND_SOC_DAPM_INPUT("DMIC In"), +}; + +/* DAI route */ + +static const struct snd_soc_dapm_route mtk_dai_dmic_routes[] =3D { + {"I14", NULL, "DMIC Capture"}, + {"I15", NULL, "DMIC Capture"}, + {"I16", NULL, "DMIC Capture"}, + {"I17", NULL, "DMIC Capture"}, + {"I18", NULL, "DMIC Capture"}, + {"I19", NULL, "DMIC Capture"}, + {"I20", NULL, "DMIC Capture"}, + {"I21", NULL, "DMIC Capture"}, + {"DMIC Capture", NULL, "DMIC In"}, +}; + +static int init_dmic_priv_data(struct mtk_base_afe *afe) +{ + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_dmic_data *dmic_priv; + struct device_node *np =3D afe->dev->of_node; + unsigned int temps[4]; + int ret; + + dmic_priv =3D devm_kzalloc(afe->dev, sizeof(*dmic_priv), GFP_KERNEL); + if (!dmic_priv) + return -ENOMEM; + + ret =3D of_property_read_u32_array(np, "mediatek,dmic-mode", + &temps[0], + 1); + if (ret =3D=3D 0) + dmic_priv->two_wire_mode =3D !!temps[0]; + + if (!dmic_priv->two_wire_mode) { + dmic_priv->clk_phase_sel_ch1 =3D 0; + dmic_priv->clk_phase_sel_ch2 =3D 4; + } + + afe_priv->dai_priv[MT8365_AFE_IO_DMIC] =3D dmic_priv; + return 0; +} + +int mt8365_dai_dmic_register(struct mtk_base_afe *afe) +{ + struct mtk_base_afe_dai *dai; + + dai =3D devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL); + if (!dai) + return -ENOMEM; + + list_add(&dai->list, &afe->sub_dais); + dai->dai_drivers =3D mtk_dai_dmic_driver; + dai->num_dai_drivers =3D ARRAY_SIZE(mtk_dai_dmic_driver); + dai->controls =3D mtk_dai_dmic_controls; + dai->num_controls =3D ARRAY_SIZE(mtk_dai_dmic_controls); + dai->dapm_widgets =3D mtk_dai_dmic_widgets; + dai->num_dapm_widgets =3D ARRAY_SIZE(mtk_dai_dmic_widgets); + dai->dapm_routes =3D mtk_dai_dmic_routes; + dai->num_dapm_routes =3D ARRAY_SIZE(mtk_dai_dmic_routes); + return init_dmic_priv_data(afe); +} --=20 2.25.1