From nobody Thu Sep 19 23:23:01 2024 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC8CB13F001 for ; Thu, 23 May 2024 08:42:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716453776; cv=none; b=h5YsbMPHOUrPAUFs/Nhc+AecbbgngD0P0sGC3NtxtHmdpttez+caKIp6NPgKit/4ZsB2T4qaJbLIEi5vy970FI4lcZg+4aJrgsSmXkjwnBKpxwCaiq7XkX5qRwJTeT1I5hac0bqmXlFwSaByWu/xJNq0n/cHc9Zzs7kUEy1hrxo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716453776; c=relaxed/simple; bh=W9HbkZ6+buxi7Twoo9IK+64BVoYN9xO2PyBB93DPznE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=u+MGkU0M3FHoQSDUiMLZL+GkVIrsbMvOvxk3BhNedO2KBbX9RcvsU2HvcejBxPsY7pshGapvlA2+SoU78fS97oCgPSO1o0HgO5LrtyFCpxt8eyu2kQrFHbbro4m0E7g8JlOPndNmznYakeluN4jlFBzkJ3w94mXoRMGqBoce+HM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=MrGuFkE2; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="MrGuFkE2" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4202dd90dcfso16992975e9.0 for ; Thu, 23 May 2024 01:42:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1716453772; x=1717058572; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=B+H379NxEUBr0e2RebpkXbUmv7QORv0m09OLBWETP0I=; b=MrGuFkE2ROQL65C9fwtEumLp/4c8pVMiKllmMNvD/372+wBWwovotthbUd6hiEgk/W jjC+a/lERSu9ogHpHj82VjafBUKymsiMrbxXYVEW75bk31MNPyOlsPE8j5ABovbheVkA NnX+crfrM48Au2t85nv83wDZ2dQP68T/7w7WKUmpPsEPXpXjsbpeaUqEuEEMGm53QDWk qbVArob52E/+Gz9zkSpnFlP9i+7omxEhRbEAJc+95MK4LnismchF/PKIAjsbSnoJFgc6 Vu2gnrioyTjEFUZiEhz29U2TB/NmI/YI3cqtu9vfuZePmF29aaaGOwNWesP3Cv1yd9ik dsZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716453772; x=1717058572; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=B+H379NxEUBr0e2RebpkXbUmv7QORv0m09OLBWETP0I=; b=Vc575M1eCdX4eCsb0o6ZBb81aGavo2vU5+yoaGSazodphWikarqLlIL1uvfQLezakB i2f3WMiCn65eZXcZoQVwqXXv+KA+c3rQ9WbbHVUTCiIdVzHTwH5eM5ifq1mJNTCtTnnM 1xnMSXJSmAKh4KpRoUqLnSxcW1gz7IyO1rLTbuD8vqTOZsSjjnOk1Gnx72WjhowDITcn LfG8XCevKGn1TsOkt8Meu6YLa75HsFNNDiI27eQsERKO8ORf6prFhUkynLqtkxvB0i6F T/TEYh3Vw8BOy/9B2qWYiu8LoptXJh8Wd8pbeFl1k+nXyhRrddJim+VhzvCJ4GPzNtsN KRjg== X-Forwarded-Encrypted: i=1; AJvYcCVYrdfU2ew4XFS4EWyxw8jko45WOFeiQQtEo0kwZNt1A+bRJROVH8XTnrOpJ2sbBHbfGpjSS8dQ64IxmG65Wj47xDJUuLOexvbMKcTA X-Gm-Message-State: AOJu0YzcpOiX+1pqf3XbX8VrKVxCIy49ehtZqhswxGa+1G7FZgYkiCQe zR8ws8oOF2Oa9XjRUbJp8o6RJDhHohgohCPXVmoL4thy/wyqKKdOLy5UCCuEVoE= X-Google-Smtp-Source: AGHT+IFsHahgfPrVDwR6F2a1A8Mfzj7woHTIRTVlM+KEciNqnYUrgOh45/xAGH6RyHm/TAxuKImUtA== X-Received: by 2002:a05:600c:3b84:b0:418:b9fa:43e9 with SMTP id 5b1f17b1804b1-420fd34f165mr37283265e9.29.1716453772078; Thu, 23 May 2024 01:42:52 -0700 (PDT) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-42100f3e03asm18556645e9.17.2024.05.23.01.42.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 May 2024 01:42:51 -0700 (PDT) From: Alexandre Mergnat Date: Thu, 23 May 2024 10:42:36 +0200 Subject: [PATCH v5 07/16] ASoC: mediatek: mt8365: Add ADDA DAI support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240226-audio-i350-v5-7-e7e2569df481@baylibre.com> References: <20240226-audio-i350-v5-0-e7e2569df481@baylibre.com> In-Reply-To: <20240226-audio-i350-v5-0-e7e2569df481@baylibre.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Lee Jones , Flora Fu , Jaroslav Kysela , Takashi Iwai , Sumit Semwal , =?utf-8?q?Christian_K=C3=B6nig?= , Catalin Marinas , Will Deacon , Rob Herring , Krzysztof Kozlowski Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-media@vger.kernel.org, dri-devel@lists.freedesktop.org, linaro-mm-sig@lists.linaro.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10095; i=amergnat@baylibre.com; h=from:subject:message-id; bh=W9HbkZ6+buxi7Twoo9IK+64BVoYN9xO2PyBB93DPznE=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBmTwF/xwue3I60ZAzsxRT64rSxFpDuBch1dKObH2XI rBHsM/yJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZk8BfwAKCRArRkmdfjHURdhOD/ 4rFPl5F0rc7C99fWwg5wW7m1qhRptrNK3ZfxLZtDEKs1ZgwpSMJDbG7DRQvbiM1qy48m7Q5Mn7GSIy OEwiNGlv9emo2uRSDbG7LIkOtAvLBBJb7h1C9THibWRSnxxbHKs/+8/9z/W+lab8EFUNGGeheGBobZ LgvLk4RiZ4WPkevhSnDTmuoYA6YIrBX1IfSC6xNEHFAzfrmSxAvJ+s+ksO0nCu+iyygJPe4zobHrI3 Mqyox1arPnFryOvFBNiuuCNxy+s9GAJ1CeLL+FgvRbQ6z4x54r/zZIJ/K0suEVa1pE5Y65jTYplhHj hMpM6WnxEUey9IaJrGaiu0XuOTDbpPH48YyuAoBtDtwvsK+e/2Hk7Ta0txinAGQO7W2EDNX57WcyWE G6FeJQo8NQ+RT4B9Wh8jFRdaoHKnL6o5A5GR0e0UQNyDEmeZDlQ1zLCMaBMnmKJ2EaSxViU65KFGCl HOwohw1OULS83W6MZXR0IzZanFqnEiI71Swz0zqQkWpXCfQ6cTEvdKzJURzCm+Bf4RCsaGsTXN6iva bhn6bs2BsTDV7iWFDREMDIF5eHOJCm2dkffwGSRuBRYErIJcU1IJflAHyxX0cZzKEsv2O/zwuOy80l nLyVnzZ+CBjqR8aK03RU0HWYxaBIyIEbH+CGND1Dav9jXJ1iuCj1xOrUkcLw== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Add ADDA Device Audio Interface support for MT8365 SoC. Signed-off-by: Alexandre Mergnat --- sound/soc/mediatek/mt8365/mt8365-dai-adda.c | 311 ++++++++++++++++++++++++= ++++ 1 file changed, 311 insertions(+) diff --git a/sound/soc/mediatek/mt8365/mt8365-dai-adda.c b/sound/soc/mediat= ek/mt8365/mt8365-dai-adda.c new file mode 100644 index 000000000000..4ca5d106f64e --- /dev/null +++ b/sound/soc/mediatek/mt8365/mt8365-dai-adda.c @@ -0,0 +1,311 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Mediatek 8365 ALSA SoC Audio DAI ADDA Control + * + * Copyright (c) 2024 MediaTek Inc. + * Authors: Jia Zeng + * Alexandre Mergnat + */ + +#include +#include +#include +#include "mt8365-afe-clk.h" +#include "mt8365-afe-common.h" +#include "../common/mtk-dai-adda-common.h" + +static int adda_afe_on_ref_cnt; + +/* DAI Drivers */ + +static int mt8365_dai_set_adda_out(struct mtk_base_afe *afe, unsigned int = rate) +{ + unsigned int val; + + if (rate =3D=3D 8000 || rate =3D=3D 16000) + val =3D AFE_ADDA_DL_VOICE_DATA; + else + val =3D 0; + + val |=3D FIELD_PREP(AFE_ADDA_DL_SAMPLING_RATE, + mtk_adda_dl_rate_transform(afe, rate)); + val |=3D AFE_ADDA_DL_8X_UPSAMPLE | + AFE_ADDA_DL_MUTE_OFF_CH1 | + AFE_ADDA_DL_MUTE_OFF_CH2 | + AFE_ADDA_DL_DEGRADE_GAIN; + + regmap_update_bits(afe->regmap, AFE_ADDA_PREDIS_CON0, 0xffffffff, 0); + regmap_update_bits(afe->regmap, AFE_ADDA_PREDIS_CON1, 0xffffffff, 0); + regmap_update_bits(afe->regmap, AFE_ADDA_DL_SRC2_CON0, 0xffffffff, val); + /* SA suggest apply -0.3db to audio/speech path */ + regmap_update_bits(afe->regmap, AFE_ADDA_DL_SRC2_CON1, + 0xffffffff, 0xf74f0000); + /* SA suggest use default value for sdm */ + regmap_update_bits(afe->regmap, AFE_ADDA_DL_SDM_DCCOMP_CON, + 0xffffffff, 0x0700701e); + + return 0; +} + +static int mt8365_dai_set_adda_in(struct mtk_base_afe *afe, unsigned int r= ate) +{ + unsigned int val; + + val =3D FIELD_PREP(AFE_ADDA_UL_SAMPLING_RATE, + mtk_adda_ul_rate_transform(afe, rate)); + regmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0, + AFE_ADDA_UL_SAMPLING_RATE, val); + /* Using Internal ADC */ + regmap_update_bits(afe->regmap, AFE_ADDA_TOP_CON0, 0x1, 0x0); + + return 0; +} + +int mt8365_dai_enable_adda_on(struct mtk_base_afe *afe) +{ + unsigned long flags; + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + + spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); + + adda_afe_on_ref_cnt++; + if (adda_afe_on_ref_cnt =3D=3D 1) + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_ADDA_AFE_ON, + AFE_ADDA_UL_DL_ADDA_AFE_ON); + + spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); + + return 0; +} + +int mt8365_dai_disable_adda_on(struct mtk_base_afe *afe) +{ + unsigned long flags; + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + + spin_lock_irqsave(&afe_priv->afe_ctrl_lock, flags); + + adda_afe_on_ref_cnt--; + if (adda_afe_on_ref_cnt =3D=3D 0) + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_ADDA_AFE_ON, + ~AFE_ADDA_UL_DL_ADDA_AFE_ON); + else if (adda_afe_on_ref_cnt < 0) { + adda_afe_on_ref_cnt =3D 0; + dev_warn(afe->dev, "Abnormal adda_on ref count. Force it to 0\n"); + } + + spin_unlock_irqrestore(&afe_priv->afe_ctrl_lock, flags); + + return 0; +} + +static void mt8365_dai_set_adda_out_enable(struct mtk_base_afe *afe, + bool enable) +{ + regmap_update_bits(afe->regmap, AFE_ADDA_DL_SRC2_CON0, 0x1, enable); + + if (enable) + mt8365_dai_enable_adda_on(afe); + else + mt8365_dai_disable_adda_on(afe); +} + +static void mt8365_dai_set_adda_in_enable(struct mtk_base_afe *afe, bool e= nable) +{ + if (enable) { + regmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0, 0x1, 0x1); + mt8365_dai_enable_adda_on(afe); + /* enable aud_pad_top fifo */ + regmap_update_bits(afe->regmap, AFE_AUD_PAD_TOP, + 0xffffffff, 0x31); + } else { + /* disable aud_pad_top fifo */ + regmap_update_bits(afe->regmap, AFE_AUD_PAD_TOP, + 0xffffffff, 0x30); + regmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0, 0x1, 0x0); + /* de suggest disable ADDA_UL_SRC at least wait 125us */ + usleep_range(150, 300); + mt8365_dai_disable_adda_on(afe); + } +} + +static int mt8365_dai_int_adda_startup(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + unsigned int stream =3D substream->stream; + + mt8365_afe_enable_main_clk(afe); + + if (stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) { + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DAC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DAC_PREDIS); + } else if (stream =3D=3D SNDRV_PCM_STREAM_CAPTURE) { + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_ADC); + } + + return 0; +} + +static void mt8365_dai_int_adda_shutdown(struct snd_pcm_substream *substre= am, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_be_dai_data *be =3D + &afe_priv->be_data[dai->id - MT8365_AFE_BACKEND_BASE]; + unsigned int stream =3D substream->stream; + + if (be->prepared[stream]) { + if (stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) { + mt8365_dai_set_adda_out_enable(afe, false); + mt8365_afe_set_i2s_out_enable(afe, false); + } else { + mt8365_dai_set_adda_in_enable(afe, false); + } + be->prepared[stream] =3D false; + } + + if (stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) { + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DAC_PREDIS); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DAC); + } else if (stream =3D=3D SNDRV_PCM_STREAM_CAPTURE) { + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_ADC); + } + + mt8365_afe_disable_main_clk(afe); +} + +static int mt8365_dai_int_adda_prepare(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe =3D snd_soc_dai_get_drvdata(dai); + struct mt8365_afe_private *afe_priv =3D afe->platform_priv; + struct mt8365_be_dai_data *be =3D + &afe_priv->be_data[dai->id - MT8365_AFE_BACKEND_BASE]; + unsigned int rate =3D substream->runtime->rate; + int bit_width =3D snd_pcm_format_width(substream->runtime->format); + int ret; + + dev_info(afe->dev, "%s '%s' rate =3D %u\n", __func__, + snd_pcm_stream_str(substream), rate); + + if (be->prepared[substream->stream]) { + dev_info(afe->dev, "%s '%s' prepared already\n", + __func__, snd_pcm_stream_str(substream)); + return 0; + } + + if (substream->stream =3D=3D SNDRV_PCM_STREAM_PLAYBACK) { + ret =3D mt8365_dai_set_adda_out(afe, rate); + if (ret) + return ret; + + ret =3D mt8365_afe_set_i2s_out(afe, rate, bit_width); + if (ret) + return ret; + + mt8365_dai_set_adda_out_enable(afe, true); + mt8365_afe_set_i2s_out_enable(afe, true); + } else { + ret =3D mt8365_dai_set_adda_in(afe, rate); + if (ret) + return ret; + + mt8365_dai_set_adda_in_enable(afe, true); + } + be->prepared[substream->stream] =3D true; + return 0; +} + +static const struct snd_soc_dai_ops mt8365_afe_int_adda_ops =3D { + .startup =3D mt8365_dai_int_adda_startup, + .shutdown =3D mt8365_dai_int_adda_shutdown, + .prepare =3D mt8365_dai_int_adda_prepare, +}; + +static struct snd_soc_dai_driver mtk_dai_adda_driver[] =3D { + { + .name =3D "INT ADDA", + .id =3D MT8365_AFE_IO_INT_ADDA, + .playback =3D { + .stream_name =3D "INT ADDA Playback", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_8000_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE, + }, + .capture =3D { + .stream_name =3D "INT ADDA Capture", + .channels_min =3D 1, + .channels_max =3D 2, + .rates =3D SNDRV_PCM_RATE_16000 | + SNDRV_PCM_RATE_32000 | + SNDRV_PCM_RATE_48000, + .formats =3D SNDRV_PCM_FMTBIT_S16_LE | + SNDRV_PCM_FMTBIT_S32_LE, + }, + .ops =3D &mt8365_afe_int_adda_ops, + } +}; + +/* DAI Controls */ + +static const struct snd_kcontrol_new mtk_adda_dl_ch1_mix[] =3D { + SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1 Switch", AFE_CONN3, + 10, 1, 0), +}; + +static const struct snd_kcontrol_new mtk_adda_dl_ch2_mix[] =3D { + SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2 Switch", AFE_CONN4, + 11, 1, 0), +}; + +static const struct snd_kcontrol_new int_adda_o03_o04_enable_ctl =3D + SOC_DAPM_SINGLE_VIRT("Switch", 1); + +/* DAI widget */ + +static const struct snd_soc_dapm_widget mtk_dai_adda_widgets[] =3D { + SND_SOC_DAPM_SWITCH("INT ADDA O03_O04", SND_SOC_NOPM, 0, 0, + &int_adda_o03_o04_enable_ctl), + /* inter-connections */ + SND_SOC_DAPM_MIXER("ADDA_DL_CH1", SND_SOC_NOPM, 0, 0, + mtk_adda_dl_ch1_mix, + ARRAY_SIZE(mtk_adda_dl_ch1_mix)), + SND_SOC_DAPM_MIXER("ADDA_DL_CH2", SND_SOC_NOPM, 0, 0, + mtk_adda_dl_ch2_mix, + ARRAY_SIZE(mtk_adda_dl_ch2_mix)), +}; + +/* DAI route */ + +static const struct snd_soc_dapm_route mtk_dai_adda_routes[] =3D { + {"INT ADDA O03_O04", "Switch", "O03"}, + {"INT ADDA O03_O04", "Switch", "O04"}, + {"INT ADDA Playback", NULL, "INT ADDA O03_O04"}, + {"INT ADDA Playback", NULL, "ADDA_DL_CH1"}, + {"INT ADDA Playback", NULL, "ADDA_DL_CH2"}, + {"AIN Mux", "INT ADC", "INT ADDA Capture"}, + {"ADDA_DL_CH1", "GAIN1_OUT_CH1", "Hostless FM DL"}, + {"ADDA_DL_CH2", "GAIN1_OUT_CH2", "Hostless FM DL"}, +}; + +int mt8365_dai_adda_register(struct mtk_base_afe *afe) +{ + struct mtk_base_afe_dai *dai; + + dai =3D devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL); + if (!dai) + return -ENOMEM; + list_add(&dai->list, &afe->sub_dais); + dai->dai_drivers =3D mtk_dai_adda_driver; + dai->num_dai_drivers =3D ARRAY_SIZE(mtk_dai_adda_driver); + dai->dapm_widgets =3D mtk_dai_adda_widgets; + dai->num_dapm_widgets =3D ARRAY_SIZE(mtk_dai_adda_widgets); + dai->dapm_routes =3D mtk_dai_adda_routes; + dai->num_dapm_routes =3D ARRAY_SIZE(mtk_dai_adda_routes); + return 0; +} --=20 2.25.1