From nobody Sun Feb 8 13:16:45 2026 Received: from mail-pf1-f174.google.com (mail-pf1-f174.google.com [209.85.210.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EBCA54414; Fri, 23 Feb 2024 08:20:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708676425; cv=none; b=JY3nIFBpscrqZpW+nH7oLaXNhNgcZorQJGkowcKK47VzEOxHrGXCqcDLnGkv2CPZUEdIQSrkRgq1/a56S9WUGmChlATPo3IpdnH2EjwykJGx6PUaqTtUqiDf+gKB/HXfEixLvaFrfS4PMLz3NhMe4XBSrMSRH7wQlNgX8qW/whU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708676425; c=relaxed/simple; bh=5n7Ca93sgt2C4nvaRXiYy2nhqL3iHW3hsRzfzicQJdw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sgk6PrL1DZBxGfBWYgl4Tl4DZqZb+KTnyAQ5OAIF1323Xz/ylULd/yWGvkkOfq7G1TRKmehu2a4d8aWVNS+9nKkX8XHuH5VH5b+nI+tJFFVlMPrZSS2P9WTV9kUTgsbvvUVLGlDOYnwNoFH3XV89Jilee+3Avxh7NKlVJRFm5CY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=igzC3AMW; arc=none smtp.client-ip=209.85.210.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="igzC3AMW" Received: by mail-pf1-f174.google.com with SMTP id d2e1a72fcca58-6e4e7e25945so68132b3a.1; Fri, 23 Feb 2024 00:20:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1708676422; x=1709281222; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8RfbJF1AHvLx68TbsWfPK5aQiL25UBSnWB8Job9Vv4g=; b=igzC3AMWY/D77ji9c9voFd2EoFBTHFS2c/Cf0MvmXxkmiC0naIph42oNxNUIPkNGeK 9xEzgfPcj+tIBm3L6Im8vjXkSsOqEK1OWgBrvCmLIlhE1fn/Sb6eWcO/5+WodkVhxEAt wso0ByJ3VTzgF7v8qNaw31UcIlpcCYQU/NTG7FYw02cbdD7CcZVOr7IK4WQkGx7yz9Gy NcLoFML9FxKXi7hEU4OptBG4LL6+2AMKsrcIplBf5A3JRzb1K1OiJYzUcPJPViYzWaG9 gE2vY475c9kb4ubGKEJdM+2kTRi2qFMa81Nz6AAcgr18ha8jHzDZS0aj4pV7lDGZ8lTk 8W/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708676422; x=1709281222; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8RfbJF1AHvLx68TbsWfPK5aQiL25UBSnWB8Job9Vv4g=; b=K1FXu/Gc55iXcg3Qq2d+IQp6XcYfuRgC9m/AaUJwuEP7oW4wMWje0NKRCgVm9u9chj hyKcXfB1nSGP/9hZF9GcnK0v/IwCroaKK2CxRh5T5cwLEOhZZf/2MiLpPbCBrFSI1R5d UR1zDKHRGnepR8aLvPYzSsDmKrdctf9NctQqzc7PTdK+Gb6N6NV6jvT4FYDOU9Y0dU4z oqMyCXAPEWvk+1ar2lm6Gmejdlkgih7L2ZuYEijvCaNYdc/bQRYre8Vml6c5eCqbB3aW 8nNAgTmaqsoPde3LytQQEFbcc4hCnyX1xjrzSF1/HBuHPrfVKY1I9mx+LSpAdKJnVCb/ lchQ== X-Forwarded-Encrypted: i=1; AJvYcCUnpoRTbAPAhQdLXRMqSBYGB6b+/6QRomSlAJhMCUmQirNzBMsJ0W5EST43hMpjCQ8tkJVwubM98ZzL4pnkRwBirQSxHZh95DM2T+9QNMWZ0AgASpfjl0VKa5NVxDuzVfLk4QZTEmboYg== X-Gm-Message-State: AOJu0YwCIo7HWS8j+Wcun6a30POE5E9qEW9JhqOS4XCtcyJm1N1Tmdll aj0iY6V0ZeXAkuNjrMrzxf3Wf1/oJKtjlJp/gRn3eyj41zmkta9Y X-Google-Smtp-Source: AGHT+IESlTxR62kcKEjRyPd2MRipWcHKSB7X8sQnfOsHDmD+ru1s8Eaj7GCPdSZiEdY7xGi0rgweRw== X-Received: by 2002:a05:6a20:7a9e:b0:19e:5517:c345 with SMTP id u30-20020a056a207a9e00b0019e5517c345mr924733pzh.44.1708676421551; Fri, 23 Feb 2024 00:20:21 -0800 (PST) Received: from localhost ([46.3.240.102]) by smtp.gmail.com with ESMTPSA id bf6-20020a170902b90600b001dc6f7e794dsm411534plb.16.2024.02.23.00.20.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 00:20:21 -0800 (PST) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu , Krzysztof Kozlowski Subject: [PATCH v3 1/2] dt-bindings: pwm: sophgo: add pwm for Sophgo CV1800 series SoC Date: Fri, 23 Feb 2024 16:20:13 +0800 Message-Id: <20240223082014.109385-2-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240223082014.109385-1-qiujingbao.dlmu@gmail.com> References: <20240223082014.109385-1-qiujingbao.dlmu@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree binding to describe the PWM for Sophgo CV1800 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Jingbao Qiu --- .../bindings/pwm/sophgo,cv1800-pwm.yaml | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm= .yaml diff --git a/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml b= /Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml new file mode 100644 index 000000000000..b5b819d780f1 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/sophgo,cv1800-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800 PWM controller + +maintainers: + - Jingbao Qiu + +description: + The chip provides a set of four independent PWM channel outputs. + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: sophgo,cv1800-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 3 + +required: + - compatible + - reg + - clocks + +unevaluatedProperties: false + +examples: + - | + pwm0: pwm@3060000 { + compatible =3D "sophgo,cv1800-pwm"; + reg =3D <0x3060000 0x1000>; + clocks =3D <&clk 60>; + #pwm-cells =3D <3>; + }; --=20 2.25.1 From nobody Sun Feb 8 13:16:45 2026 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4B3A171CC; Fri, 23 Feb 2024 08:26:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708676800; cv=none; b=ba9tFqKhQMFua4ZEyGG0IOJhiCQnXQ01XfCaoHuCBSNrAw8O4C615NJfuxjx4Wd/wgZBJpujOEFL3+Xnxhi4RHoHOtliFc/F7Lj5veo2EcqkkY7uotZT3tQFqVyAEfwKQcEqQvF6sdRIuW7YzibEyzGrHBMcWfcN81YOgiBt7Fc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708676800; c=relaxed/simple; bh=UGWu9/RGVhPRHNm2ZM5Lm4+vI26YnJWAQlnr7077FvQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jwX3LUCgukNK+V2eNLjMJtpc0tpkQ6wUqJFyj3osZSjCzOqGyMG8OnST/2lZZD4TRAe1ZvbXBdGdmm9kzWMyu15AMp61gI6ryJUE3/6v39RY+c5eeCkc80zxWPcqWXR9iByA1fQDmXB+fzdoIPBoLUFzJsn9JOB9EMrA7W7LnfQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZHpaqNan; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZHpaqNan" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-29954bb87b4so470249a91.2; Fri, 23 Feb 2024 00:26:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1708676798; x=1709281598; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qTr2+PqAnvK9X/YZnyvAos4+4N6czGUqcVm1e1lr76A=; b=ZHpaqNanLE+M1eqd3ddkHb+kVAyocAR0Jv4EYKhvutq1SMMq9y0m7AV+Oq5+IaBm8w VUjEL9GLLdTBEHEJ4RFlUVQVRxwk1EPP9A06FV6ofaQp56Lf+TZjBBfwTaxd8WkP+UDw xRrsTF1OaSSvlKyKx4HtykJNX4mER9NMl5PlJoycIQF/UOvELwsCNvW0LORmu6kbpE+j P0k+rxjXwbEwmm1vpYCsPpubQV5cDw0rDu/zzxMUvqEDdvczl8HOXHRUkoxyJVRqtQUU p9mqkzc82qV0G4i0HCyvF7z1ucG2verBYTxwrVWt9Xr7pBMUryejAhUfDYvLboafFAKA DZkw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708676798; x=1709281598; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qTr2+PqAnvK9X/YZnyvAos4+4N6czGUqcVm1e1lr76A=; b=EJK/ghJ/uPH11Fy1i770CNCJtrqbx1+eZDgfN4c9qKuTmrWR96ihKpHcJp8hMSe0T1 gUWGZ7u/4fbb9I/FU1pk7L5t4D2OthSbBYEP9zCjpP/qJnO0LSwOBeV+jlsMKo7pMMKk cWttQiRpEvZUAJTdFvttM3usCwbcKsT51BegFm+IXVmvMCYaiq61ZC5yS6dhDcnT9cSf hRf2Fox/Ch5pWY1p1khazjPphhiCiW+TI1QYW4ZA75wU7FWcDsavC6u0xTlGutulOcl7 wdR+XKcUnMuXwa4D3V2sECQSMIxbR8nh6xJ8IdmIPSdfWoXfg5dtUOwlGaF3ICqkhsvl 1OmA== X-Forwarded-Encrypted: i=1; AJvYcCWvI1/nG0PTwZpJH8KdjZB/U03qdTJs0ozy7OF9FK1t0AUx0cKvb1UfT3PyCY03cme4OQdzpCADstpWeHZljFO9LFn0qgKRmI4OXsQdw6JIzv9H5Qkcb3qeNOSPuLwnAe/QU5LUZhvdyg== X-Gm-Message-State: AOJu0Yy4CDzlK11Y33o6xtGfBNEHSIpuUIbWVaKNzPihUzBqhJdlQrhT MOAfZB9EwefLud7hiqRmVo5heq0y4gRELfT7/6h5chcoOmSQnYr5 X-Google-Smtp-Source: AGHT+IFoFoCXFLU/CwtPl83Yd2UtmThoMh16Aj8GM17nwA3naAxiuJDHV7fUqyodGNmSdsRJLxThrQ== X-Received: by 2002:a17:90a:90f:b0:29a:6d06:6253 with SMTP id n15-20020a17090a090f00b0029a6d066253mr909056pjn.41.1708676797422; Fri, 23 Feb 2024 00:26:37 -0800 (PST) Received: from localhost ([46.3.240.105]) by smtp.gmail.com with ESMTPSA id n5-20020a17090a928500b0029967638141sm829131pjo.37.2024.02.23.00.26.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 00:26:37 -0800 (PST) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu Subject: [PATCH v3 2/2] pwm: sophgo: add pwm support for Sophgo CV1800 SoC Date: Fri, 23 Feb 2024 16:26:32 +0800 Message-Id: <20240223082632.109767-1-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240223082014.109385-1-qiujingbao.dlmu@gmail.com> References: <20240223082014.109385-1-qiujingbao.dlmu@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Implement the PWM driver for CV1800. Signed-off-by: Jingbao Qiu --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-cv1800.c | 259 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 270 insertions(+) create mode 100644 drivers/pwm/pwm-cv1800.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 4b956d661755..455f07af94f7 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -186,6 +186,16 @@ config PWM_CROS_EC PWM driver for exposing a PWM attached to the ChromeOS Embedded Controller. =20 +config PWM_CV1800 + tristate "Sophgo CV1800 PWM driver" + depends on ARCH_SOPHGO || COMPILE_TEST + help + Generic PWM framework driver for the Sophgo CV1800 series + SoCs. + + To compile this driver as a module, build the dependecies + as modules, this will be called pwm-cv1800. + config PWM_DWC_CORE tristate depends on HAS_IOMEM diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index c5ec9e168ee7..6c3c4a07a316 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_PWM_CLK) +=3D pwm-clk.o obj-$(CONFIG_PWM_CLPS711X) +=3D pwm-clps711x.o obj-$(CONFIG_PWM_CRC) +=3D pwm-crc.o obj-$(CONFIG_PWM_CROS_EC) +=3D pwm-cros-ec.o +obj-$(CONFIG_PWM_CV1800) +=3D pwm-cv1800.o obj-$(CONFIG_PWM_DWC_CORE) +=3D pwm-dwc-core.o obj-$(CONFIG_PWM_DWC) +=3D pwm-dwc.o obj-$(CONFIG_PWM_EP93XX) +=3D pwm-ep93xx.o diff --git a/drivers/pwm/pwm-cv1800.c b/drivers/pwm/pwm-cv1800.c new file mode 100644 index 000000000000..da1309dc0091 --- /dev/null +++ b/drivers/pwm/pwm-cv1800.c @@ -0,0 +1,259 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * pwm-cv1800.c: PWM driver for Sophgo cv1800 + * + * Author: Jingbao Qiu + * + * Limitations: + * - It output low when PWM channel disabled. + * - This pwm device supports dynamic loading of PWM parameters. When PWMS= TART + * is written from 0 to 1, the register value (HLPERIODn, PERIODn) will = be + * temporarily stored inside the PWM. If you want to dynamically change = the + * waveform during PWM output, after writing the new value to HLPERIODn = and + * PERIODn, write 1 and then 0 to PWMUPDATE[n] to make the new value eff= ective. + * - Supports up to Rate/2 output, and the lowest is about Rate/(2^30-1). + * - By setting HLPERIODn to 0, can produce 100% duty cycle. + */ + +#include +#include +#include +#include +#include +#include +#include + +#define PWM_CV1800_HLPERIOD_BASE 0x00 +#define PWM_CV1800_PERIOD_BASE 0x04 +#define PWM_CV1800_PWM_CV1800_POLARITY 0x40 +#define PWM_CV1800_START 0x44 +#define PWM_CV1800_DONE 0x48 +#define PWM_CV1800_UPDATE 0x4c +#define PWM_CV1800_OE 0xd0 + +#define PWM_CV1800_HLPERIOD(n) (PWM_CV1800_HLPERIOD_BASE + ((n) * 0x08)) +#define PWM_CV1800_PERIOD(n) (PWM_CV1800_PERIOD_BASE + ((n) * 0x08)) + +#define PWM_CV1800_UPDATE_MASK(n) (BIT(0) << (n)) +#define PWM_CV1800_OE_MASK(n) (BIT(0) << (n)) +#define PWM_CV1800_START_MASK(n) (BIT(0) << (n)) + +#define PWM_CV1800_MAXPERIOD (BIT(30) - 1) +#define PWM_CV1800_MINPERIOD BIT(1) +#define PWM_CV1800_MINHLPERIOD BIT(0) +#define PWM_CV1800_PERIOD_RESET BIT(1) +#define PWM_CV1800_HLPERIOD_RESET BIT(0) +#define PWM_CV1800_REG_DISABLE 0x0U +#define PWM_CV1800_REG_ENABLE(n) (BIT(0) << (n)) + +struct cv1800_pwm { + struct regmap *map; + struct clk *clk; + unsigned long clk_rate; +}; + +static inline struct cv1800_pwm *to_cv1800_pwm_dev(struct pwm_chip *chip) +{ + return pwmchip_get_drvdata(chip); +} + +static const struct regmap_config cv1800_pwm_regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, +}; + +static int cv1800_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm, + bool enable) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 pwm_enable; + + regmap_read(priv->map, PWM_CV1800_START, &pwm_enable); + pwm_enable &=3D PWM_CV1800_START_MASK(pwm->hwpwm); + + /* + * If the parameters are changed during runtime, Register needs + * to be updated to take effect. + */ + if (pwm_enable && enable) { + regmap_update_bits(priv->map, PWM_CV1800_UPDATE, + PWM_CV1800_UPDATE_MASK(pwm->hwpwm), + PWM_CV1800_REG_ENABLE(pwm->hwpwm)); + regmap_update_bits(priv->map, PWM_CV1800_UPDATE, + PWM_CV1800_UPDATE_MASK(pwm->hwpwm), + PWM_CV1800_REG_DISABLE); + } else if (!pwm_enable && enable) { + regmap_update_bits(priv->map, PWM_CV1800_OE, + PWM_CV1800_OE_MASK(pwm->hwpwm), + PWM_CV1800_REG_ENABLE(pwm->hwpwm)); + regmap_update_bits(priv->map, PWM_CV1800_START, + PWM_CV1800_START_MASK(pwm->hwpwm), + PWM_CV1800_REG_ENABLE(pwm->hwpwm)); + } else if (pwm_enable && !enable) { + regmap_update_bits(priv->map, PWM_CV1800_OE, + PWM_CV1800_OE_MASK(pwm->hwpwm), + PWM_CV1800_REG_DISABLE); + regmap_update_bits(priv->map, PWM_CV1800_START, + PWM_CV1800_START_MASK(pwm->hwpwm), + PWM_CV1800_REG_DISABLE); + } + + return 0; +} + +static int cv1800_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 period_val, hlperiod_val; + u64 tem; + + if (state->polarity !=3D PWM_POLARITY_NORMAL) + return -EINVAL; + + /* + * This hardware use PERIOD and HLPERIOD registers to represent PWM waves. + * + * The meaning of PERIOD is how many clock cycles (from the clock source) + * are used to represent PWM waves. + * PERIOD =3D rate(MHz) / target(MHz) + * PERIOD =3D period(ns) * rate(Hz) / NSEC_PER_SEC + * The meaning of HLPERIOD is the number of low-level cycles in PERIOD. + * HLPERIOD =3D PERIOD - rate(MHz) / duty(MHz) + * HLPERIOD =3D PERIOD - (duty(ns) * rate(Hz) / NSEC_PER_SEC) + */ + tem =3D mul_u64_u64_div_u64(state->period, priv->clk_rate, NSEC_PER_SEC); + if (tem < PWM_CV1800_MINPERIOD) + return -EINVAL; + + if (tem > PWM_CV1800_MAXPERIOD) + tem =3D PWM_CV1800_MAXPERIOD; + + period_val =3D (u32)tem; + + tem =3D mul_u64_u64_div_u64(state->duty_cycle, priv->clk_rate, + NSEC_PER_SEC); + if (tem > period_val) + return -EINVAL; + hlperiod_val =3D period_val - (u32)tem; + + regmap_write(priv->map, PWM_CV1800_PERIOD(pwm->hwpwm), period_val); + regmap_write(priv->map, PWM_CV1800_HLPERIOD(pwm->hwpwm), hlperiod_val); + + cv1800_pwm_enable(chip, pwm, state->enabled); + + return 0; +} + +static int cv1800_pwm_get_state(struct pwm_chip *chip, struct pwm_device *= pwm, + struct pwm_state *state) +{ + struct cv1800_pwm *priv =3D to_cv1800_pwm_dev(chip); + u32 period_val, hlperiod_val; + u64 period_ns =3D 0; + u64 duty_ns =3D 0; + u32 enable =3D 0; + + regmap_read(priv->map, PWM_CV1800_PERIOD(pwm->hwpwm), &period_val); + regmap_read(priv->map, PWM_CV1800_HLPERIOD(pwm->hwpwm), &hlperiod_val); + + if (period_val !=3D PWM_CV1800_PERIOD_RESET || + hlperiod_val !=3D PWM_CV1800_HLPERIOD_RESET) { + period_ns =3D DIV_ROUND_UP_ULL(period_val * NSEC_PER_SEC, priv->clk_rate= ); + duty_ns =3D DIV_ROUND_UP_ULL(hlperiod_val * period_ns, period_val); + + regmap_read(priv->map, PWM_CV1800_START, &enable); + + enable &=3D PWM_CV1800_START_MASK(pwm->hwpwm); + } + + state->period =3D period_ns; + state->duty_cycle =3D duty_ns; + state->enabled =3D enable; + state->polarity =3D PWM_POLARITY_NORMAL; + + return 0; +} + +static const struct pwm_ops cv1800_pwm_ops =3D { + .apply =3D cv1800_pwm_apply, + .get_state =3D cv1800_pwm_get_state, +}; + +static void devm_clk_rate_exclusive_put(void *data) +{ + struct clk *clk =3D data; + + clk_rate_exclusive_put(clk); +} + +static int cv1800_pwm_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct cv1800_pwm *priv; + struct pwm_chip *chip; + void __iomem *base; + int ret; + + chip =3D devm_pwmchip_alloc(dev, 4, sizeof(*priv)); + if (!chip) + return PTR_ERR(chip); + + priv =3D to_cv1800_pwm_dev(chip); + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map =3D devm_regmap_init_mmio(&pdev->dev, base, + &cv1800_pwm_regmap_config); + if (IS_ERR(priv->map)) + return PTR_ERR(priv->map); + + priv->clk =3D devm_clk_get_enabled(&pdev->dev, NULL); + if (IS_ERR(priv->clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(priv->clk), + "clk not found\n"); + + ret =3D clk_rate_exclusive_get(priv->clk); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "failed to get exclusive rate\n"); + + ret =3D devm_add_action_or_reset(&pdev->dev, devm_clk_rate_exclusive_put, + priv->clk); + if (ret) { + clk_rate_exclusive_put(priv->clk); + return ret; + } + + priv->clk_rate =3D clk_get_rate(priv->clk); + if (!priv->clk_rate) + return dev_err_probe(&pdev->dev, -EINVAL, + "Invalid clock rate: %lu\n", + priv->clk_rate); + + chip->ops =3D &cv1800_pwm_ops; + + return devm_pwmchip_add(dev, chip); +} + +static const struct of_device_id cv1800_pwm_dt_ids[] =3D { + { .compatible =3D "sophgo,cv1800-pwm" }, + {}, +}; +MODULE_DEVICE_TABLE(of, cv1800_pwm_dt_ids); + +static struct platform_driver cv1800_pwm_driver =3D { + .driver =3D { + .name =3D "cv1800-pwm", + .of_match_table =3D cv1800_pwm_dt_ids, + }, + .probe =3D cv1800_pwm_probe, +}; +module_platform_driver(cv1800_pwm_driver); + +MODULE_AUTHOR("Jingbao Qiu"); +MODULE_DESCRIPTION("Sophgo cv1800 PWM Driver"); +MODULE_LICENSE("GPL"); --=20 2.25.1