From nobody Tue Dec 16 20:16:10 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1E0D13173E; Thu, 15 Feb 2024 10:39:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707993599; cv=none; b=IXLrF7xFuC00GYfyD1WQ52/UmU9P1Lo//gPkEJn8cIgdbn3n4EdGLwmGfW9mpNswTMjQ8HWTaR01AsIL7P7zwDdJI2rD8oSq4S2hhuPYOkxhsFr+slTuM42WE60NPLJv6ml/tRQz7EEg2zWNUJcRNbtWMbhE0b0qM+aTbmRUiB8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707993599; c=relaxed/simple; bh=t8bXMatBYlUJy5S0mx0nbqiMsa4qyC+vDky2PSwN7Wg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=XIXbKTKMisLm2Qf6CFePOUgK+FMPc8sjQVT6isWU8uNXxpLc4bzrLKth2v+wijNvEpvn02PpcCmxHagZbdhRKiZ5Vvk3stFMX4SxTVWRv1o+pVCf7w+5kNsiK0fssBtk1FHR+zYFqqwkK+vy6/N+FkCNAW9sseMmZ7sni/I3ySk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fd7E7WJk; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fd7E7WJk" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41F7KtDO008705; Thu, 15 Feb 2024 10:39:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references; s= qcppdkim1; bh=fDL6ctTBT49t7F89xPo7fsaVbpPTPfKQcC8flQfsg6U=; b=fd 7E7WJkkpsfopCda1Rk6qssr4aFABGM21stJbuzH8US0Ry1Xz+bsd8UYNojk0l6sL fMFZE7ZrUr7dW4M/5jR7vjRgZVWu2qVkSitv1haehP5kxAINEVnPlb8R1ZCLnAd6 6dy4ZePNBxDfxjHpgwQg8wmcT72DgqP+fX6qg6JsjKOl5BK09DAENQtLiJrbnQfE Y3iLDOm+iBfQhMGy0nD+gfKxDA2HeEYzYwHJxhOAKGfVBqamPPFXyGfQNLk+d0gl XIgH9vVAnNvffeQprxC6kvLQRxaCEuYmA0Dto+cKGPOeNPnQhb+i8BgkoKla5sD3 x2XtKS7SRGJIsEaM1XrQ== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w9e4h0c45-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 15 Feb 2024 10:39:38 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 41FAdXKo013845; Thu, 15 Feb 2024 10:39:33 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 3w627mab7c-1; Thu, 15 Feb 2024 10:39:33 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 41FAdXhN013829; Thu, 15 Feb 2024 10:39:33 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-riteshk-hyd.qualcomm.com [10.147.241.247]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 41FAdXsX013825; Thu, 15 Feb 2024 10:39:33 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 2314801) id DD6EB601430; Thu, 15 Feb 2024 16:09:31 +0530 (+0530) From: Ritesh Kumar To: andersson@kernel.org, konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, catalin.marinas@arm.com, will@kernel.org, quic_bjorande@quicinc.com, geert+renesas@glider.be, arnd@arndb.de, neil.armstrong@linaro.org, dmitry.baryshkov@linaro.org, nfraprado@collabora.com, m.szyprowski@samsung.com Cc: Ritesh Kumar , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, quic_abhinavk@quicinc.com, quic_rajeevny@quicinc.com, quic_vproddut@quicinc.com Subject: [PATCH v3 1/2] arm64: defconfig: enable Novatek NT36672E DSI Panel driver Date: Thu, 15 Feb 2024 16:09:28 +0530 Message-Id: <20240215103929.19357-2-quic_riteshk@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240215103929.19357-1-quic_riteshk@quicinc.com> References: <20240215103929.19357-1-quic_riteshk@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: zMKGOwMQv_HZRi58NyaWg-VZiQWTRGjI X-Proofpoint-ORIG-GUID: zMKGOwMQv_HZRi58NyaWg-VZiQWTRGjI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-15_10,2024-02-14_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 impostorscore=0 adultscore=0 mlxscore=0 phishscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 bulkscore=0 mlxlogscore=766 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402150084 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Build the Novatek NT36672E DSI Panel driver as module because it is used on Qualcomm qcm6490 idp board. Signed-off-by: Ritesh Kumar Reviewed-by: Dmitry Baryshkov --- v2: Fixed review comment from Dmitry - updated commit text. v3: No change --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index b8adb28185ad..e1f0045a65de 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -863,6 +863,7 @@ CONFIG_DRM_PANEL_SIMPLE=3Dm CONFIG_DRM_PANEL_EDP=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9882T=3Dm CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=3Dm +CONFIG_DRM_PANEL_NOVATEK_NT36672E=3Dm CONFIG_DRM_PANEL_RAYDIUM_RM67191=3Dm CONFIG_DRM_PANEL_SITRONIX_ST7703=3Dm CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA=3Dm --=20 2.17.1 From nobody Tue Dec 16 20:16:10 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F2B78131740; Thu, 15 Feb 2024 10:39:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707993599; cv=none; b=oWQpeAo+jXXUyDWv8XCENA15B1QOvhSna9v/nk9Lhsqz+go5aKRNty60zbsHHOw9ceIR5wEynLWN2sLCq0uVe3DQTUXPZeVuX/biD4XPkOW3Bc93Vgl+Hk9aUIYEfuyWDShvuYLuEgmll1NJNb4C6EElFig6WBr9yWzRf5APKZE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707993599; c=relaxed/simple; bh=PWvpQJPxH3xmC8dQKZixZdp+i+vn1PGn7VfkDpTt55g=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=vA3VBMFLvadwYFx0Z4rZEB5U/XothujyO4XDmFbK1fuhBb8KIRTZpCnTtYO/iuOJNDN+qoQQxaQo/VgNbWpPkSiSKAaY3YEec68KMEcrejzoxRhwM77FmcJa32Nh50Qb5HEDp+Hx1lC0DhOrEXR+fWm3093lbs5uZVGBQwfgssc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=UzvQjEur; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="UzvQjEur" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41FAM7sw031367; Thu, 15 Feb 2024 10:39:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references; s= qcppdkim1; bh=nqQ2C714mkmBgSBS/ZClViH3gWgHWlEzu2KUBDeXZfY=; b=Uz vQjEurdou77XyMh5cZhpcJfaVac/WwF9bvxlqGV5QZBFMTZGScRU4w0q2VgGEcYH 9lctyJoEH7yFyO+7YsUG9kfxBdTXJ+g2JKRETqhr3WGJgL73w7zJC8I6rmr3jqM+ saonZsKJjt5oBssfxRLajkmtSLa0xPEoqAsdsF+dT1NsIppGBVp/ZDT2fE++RGa3 RWL1+c0YbTjUwzQAhp/SJXbHrD4baiA4NtSSkmKjkYP9EjeEYaq/bQ9UoK11yRLl TxihFe0d5IGHR3JR7oQyxFVMrzc12SqVqUnjJRHyxLW8LwVm88oteNT7auRcGepz 0rhG6eoKnM7XU+rN+0Og== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w9342hjmd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 15 Feb 2024 10:39:38 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 41FAdXBx013846; Thu, 15 Feb 2024 10:39:33 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 3w627mab7e-1; Thu, 15 Feb 2024 10:39:33 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 41FAdXkM013834; Thu, 15 Feb 2024 10:39:33 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-riteshk-hyd.qualcomm.com [10.147.241.247]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 41FAdXTT013826; Thu, 15 Feb 2024 10:39:33 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 2314801) id E0D5E601431; Thu, 15 Feb 2024 16:09:31 +0530 (+0530) From: Ritesh Kumar To: andersson@kernel.org, konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, catalin.marinas@arm.com, will@kernel.org, quic_bjorande@quicinc.com, geert+renesas@glider.be, arnd@arndb.de, neil.armstrong@linaro.org, dmitry.baryshkov@linaro.org, nfraprado@collabora.com, m.szyprowski@samsung.com Cc: Ritesh Kumar , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, quic_abhinavk@quicinc.com, quic_rajeevny@quicinc.com, quic_vproddut@quicinc.com Subject: [PATCH v3 2/2] arm64: dts: qcom: qcm6490-idp: add display and panel Date: Thu, 15 Feb 2024 16:09:29 +0530 Message-Id: <20240215103929.19357-3-quic_riteshk@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240215103929.19357-1-quic_riteshk@quicinc.com> References: <20240215103929.19357-1-quic_riteshk@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: SKuUTy1KAZjSvVts8D14l_l3ZTjT8FpH X-Proofpoint-GUID: SKuUTy1KAZjSvVts8D14l_l3ZTjT8FpH X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-15_10,2024-02-14_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 impostorscore=0 phishscore=0 malwarescore=0 bulkscore=0 spamscore=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 priorityscore=1501 clxscore=1015 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402150084 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Enable Display Subsystem with Novatek NT36672E Panel on qcm6490 idp platform. Signed-off-by: Ritesh Kumar Reviewed-by: Dmitry Baryshkov --- v2: Fixed review comments from Dmitry and Konrad - moved pinctrl-names after pinctrl-0 property. - removed gpu disablement change after validating gpu. Rebased the patch - rebased the patch to resolve conflicts. v3: Fixed review comments from Dmitry - renamed panel supply to regulator-lcd-disp-bias. - moved backlight as per sort order. --- arch/arm64/boot/dts/qcom/qcm6490-idp.dts | 92 ++++++++++++++++++++++++ 1 file changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcm6490-idp.dts b/arch/arm64/boot/dts= /qcom/qcm6490-idp.dts index 502a5a383bde..6d6506726827 100644 --- a/arch/arm64/boot/dts/qcom/qcm6490-idp.dts +++ b/arch/arm64/boot/dts/qcom/qcm6490-idp.dts @@ -10,6 +10,7 @@ #define PM7250B_SID1 9 =20 #include +#include #include #include "sc7280.dtsi" #include "pm7250b.dtsi" @@ -35,10 +36,29 @@ serial0 =3D &uart5; }; =20 + pm8350c_pwm_backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pm8350c_pwm 3 65535>; + enable-gpios =3D <&pm8350c_gpios 7 GPIO_ACTIVE_HIGH>; + pinctrl-0 =3D <&pmic_lcd_bl_en>; + pinctrl-names =3D "default"; + }; + chosen { stdout-path =3D "serial0:115200n8"; }; =20 + lcd_disp_bias: regulator-lcd-disp-bias { + compatible =3D "regulator-fixed"; + regulator-name =3D "lcd_disp_bias"; + regulator-min-microvolt =3D <5500000>; + regulator-max-microvolt =3D <5500000>; + gpio =3D <&pm7250b_gpios 2 GPIO_ACTIVE_HIGH>; + enable-active-high; + pinctrl-0 =3D <&lcd_disp_bias_en>; + pinctrl-names =3D "default"; + }; + reserved-memory { xbl_mem: xbl@80700000 { reg =3D <0x0 0x80700000 0x0 0x100000>; @@ -421,7 +441,79 @@ }; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dsi { + vdda-supply =3D <&vreg_l6b_1p2>; + status =3D "okay"; + + panel@0 { + compatible =3D "novatek,nt36672e"; + reg =3D <0>; + + reset-gpios =3D <&tlmm 44 GPIO_ACTIVE_HIGH>; + + vddi-supply =3D <&vreg_l8c_1p62>; + avdd-supply =3D <&lcd_disp_bias>; + avee-supply =3D <&lcd_disp_bias>; + + backlight =3D <&pm8350c_pwm_backlight>; + + port { + panel0_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi_phy { + vdds-supply =3D <&vreg_l10c_0p88>; + status =3D "okay"; +}; + +&pm7250b_gpios { + lcd_disp_bias_en: lcd-disp-bias-en-state { + pins =3D "gpio2"; + function =3D "func1"; + bias-disable; + qcom,drive-strength =3D ; + input-disable; + output-enable; + power-source =3D <0>; + }; +}; + +&pm8350c_gpios { + pmic_lcd_bl_en: pmic-lcd-bl-en-state { + pins =3D "gpio7"; + function =3D "normal"; + bias-disable; + qcom,drive-strength =3D ; + output-low; + power-source =3D <0>; + }; + + pmic_lcd_bl_pwm: pmic-lcd-bl-pwm-state { + pins =3D "gpio8"; + function =3D "func1"; + bias-disable; + qcom,drive-strength =3D ; + output-low; + power-source =3D <0>; + }; +}; + &pm8350c_pwm { + pinctrl-0 =3D <&pmic_lcd_bl_pwm>; + pinctrl-names =3D "default"; status =3D "okay"; =20 multi-led { --=20 2.17.1