From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42F22633E3; Tue, 13 Feb 2024 23:57:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868637; cv=none; b=nBB1PIrgomj1CTB9LqLOxr4lEoe8zIiZ5oGi1G8LBp3zHjNSG192XqIJqYqJLs1SAIYKiA1Pp/sAlfXUkSxXtYQxhmCKwiEJJEy5oNNFfLDAjnaawY0Ac6JFIYimuJSXfv59Bfdlrn8ldEN9hORWE8CGdlwkF/5up5qkprS66iA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868637; c=relaxed/simple; bh=RliZgGwqkdZMf6oC5R6Ye0DRZwveQJjMq0kaUpVdYyc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Xn6duhEc81H2MUQCsJ/dkKcG5OUKvmdkkXHO8jHYqmPuP/mPhFwC1tDG2MNmW0Pjp11JreahFGs0GpLU9TjQX728XD6GhnYZCqP4dqKmTpeNYOHSnmkiW0x3KWiksTt6HBXdUlp23Im31UhwfYLS3mET58GJPktFFoTtYYKAQlI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=w5NHqP36; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="w5NHqP36" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1eO011587; Tue, 13 Feb 2024 17:57:01 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868621; bh=OYMUtm7mcaGUZqYkatydGnP5VB4U9ZqqxfxUI7h4/CA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=w5NHqP36UW8VxqgJLjKK4vVsybPjPgy6SxUTycDjrPAMvGf5+sSM8c7l9rNBCbi8b QUtahuij9zVSURNEumFTxdMz6zGJOdludmf15Y+yKmsuU84gV+0DbEB+xAfFVkQLXw J2Hl83ylIEelThaxVS3RkHi8xWOJ4zdS6ASNxWkM= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv1aQ074637 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:01 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1R5091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 1/9] arm64: dts: ti: k3-am62a-main: Add sdhci0 instance Date: Tue, 13 Feb 2024 17:56:53 -0600 Message-ID: <20240213235701.2438513-2-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" From: Nitin Yadav Add sdhci0 DT node in k3-am62a-main for eMMC support. Add otap/itap values according to the datasheet[0], refer to Table 7-79. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Nitin Yadav Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index 972971159a62..ce5f278235a4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -536,6 +536,24 @@ main_gpio1: gpio@601000 { status =3D "disabled"; }; =20 + sdhci0: mmc@fa10000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; + interrupts =3D ; + power-domains =3D <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 57 5>, <&k3_clks 57 6>; + clock-names =3D "clk_ahb", "clk_xin"; + assigned-clocks =3D <&k3_clks 57 6>; + assigned-clock-parents =3D <&k3_clks 57 8>; + bus-width =3D <8>; + mmc-hs200-1_8v; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-mmc-hs =3D <0x0>; + ti,otap-del-sel-hs200 =3D <0x6>; + status =3D "disabled"; + }; + sdhci1: mmc@fa00000 { compatible =3D "ti,am62-sdhci"; reg =3D <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E5236633E8; Tue, 13 Feb 2024 23:57:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868638; cv=none; b=UJDgNtcwOL/06Y/qYBf1psbhMl8cgcAJEr3AWVzwIKvy32slClPtG0UCG8FXGpGMeQLg+iE/rnp5ItIkEqVlvylkgGh3WO1yXsgqCCPNdScAP4OveDa2uJm/GZGya0PVdykPmrPDPamOUU/m6Itjrpqgj9iO65chVjRx8Mm6QOA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868638; c=relaxed/simple; bh=N1IauI3oM29GlU12hAw/5542YiAGL/LBAoUjegN/HoQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ElVgjZoAgP+kCUsuWSLQ6X2v5sAlKpMT/KTS3a3G2/qRwGH7iv2dh6E53z+g4F/u6fMOdH2icVGkxW+S1pWl6D2b5YE1Sy6YInsCp83fAwdnYS5j42G88zT7V/G6gJDBcwmH+w67ZX95qi/GoycONUFdspEyh9a9TCIM78kXTI4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=daLHFAR+; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="daLHFAR+" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1rA123603; Tue, 13 Feb 2024 17:57:01 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868621; bh=P4lhyh35hABOfmAh4D9EHxcxfzu4ps9/iaRlPnFOKMc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=daLHFAR+eFzdDbrt564bewgsSaJPUMzvdTN+QEncSMIuauABYcfg3nEl2CHaJ66Wb wKu4sBeiCvQlcUHCEPsbL65nbgTFcabNIvO+RR4bsGWpslACGET6gW1jJZW3dIVeuX dwCi91PlVuCSjhktkzhDS2wlmIus3SrQau8viU7U= Received: from DFLE110.ent.ti.com (dfle110.ent.ti.com [10.64.6.31]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv1Pe074646 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:01 -0600 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1R6091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 2/9] arm64: dts: ti: k3-am62a-main: Add sdhci2 instance Date: Tue, 13 Feb 2024 17:56:54 -0600 Message-ID: <20240213235701.2438513-3-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add sdhci2 DT node in k3-am62a-main for mmc2. Add otap/itap values according to the datasheet[0], Refer to Table 7-97. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 24 +++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index ce5f278235a4..6806288ec227 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -579,6 +579,30 @@ sdhci1: mmc@fa00000 { status =3D "disabled"; }; =20 + sdhci2: mmc@fa20000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0xfa20000 0x00 0x260>, <0x00 0xfa28000 0x00 0x134>; + interrupts =3D ; + power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; + clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; + no-1-8-v; + status =3D "disabled"; + }; + usbss0: dwc3-usb@f900000 { compatible =3D "ti,am62-usb"; reg =3D <0x00 0x0f900000 0x00 0x800>; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A3C9633F3; Tue, 13 Feb 2024 23:57:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868638; cv=none; b=FUgst+NJO9aDElBZSVpG4hf1hfxKbyMpSwC9vIhfRBG5fknpg7NTsMB+2hJGyEvg3pkwqIRmGyuMO0Qq/c6Khy48+PXqDjqNYcFlvhCArAnO6MHwfcPRe6SdFSC8yY3dERwAi30lhOCiRswxXwlA4HOJasgwnjOcZP8aHY/AV+s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868638; c=relaxed/simple; bh=57r85c04iS9y0+WXgj8NTwDbeA0OfAOD5FJ8OH/vvkY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=rn+IMjH0ZB/p2ERz2yGbGAyvPxGNxNLjZRikyo+AqmeuDWNIJceFhxgIvEIr0uE0LM39hiNATCli9NTjDKEkdwtFxzF9lVE0whVhstxywRSbgyO7vrFiXd6hlQi/5vT3UUr3z0kh69CRLQ9f+QTlS9LItAO7YEign5f6S/sonA4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=bCgSOrlC; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="bCgSOrlC" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2St010139; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=IC7kRIKyFObrP/W+da1WQgI1+htnvFrJ5WDTTLcimCA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=bCgSOrlCR2oqr94yx/IJqnD76+FoQhTr8jCF2GzOKBcSkHXbjvdYXSlcPv2gkhVZK 2sNUdVjkAzndB5Sf9+g2RxqhdX16IxZbQEm6HwhTK66VFVnA8kh1KkSt2qE+WaProI bA//BwV63Q0owOg47KGpHRPNUsOs+OVogMCaJOVY= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2wn075705 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1R7091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 3/9] arm64: dts: ti: k3-am62a7-sk: Enable eMMC support Date: Tue, 13 Feb 2024 17:56:55 -0600 Message-ID: <20240213235701.2438513-4-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" From: Nitin Yadav Add support for 32GB eMMC card on AM62A7 SK. Includes adding mmc0 pins settings. Add mmc0 alias for sdhci0 in k3-am62a7-sk.dts. Signed-off-by: Nitin Yadav Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 26 +++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index f5ae91bf1bdb..c99b2e90f76d 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -20,6 +20,7 @@ aliases { serial0 =3D &wkup_uart0; serial2 =3D &main_uart0; serial3 =3D &main_uart1; + mmc0 =3D &sdhci0; mmc1 =3D &sdhci1; }; =20 @@ -263,6 +264,22 @@ AM62AX_IOPAD(0x0b4, PIN_INPUT_PULLUP, 1) /* (K24) GPMC= 0_CSn3.I2C2_SDA */ >; }; =20 + main_mmc0_pins_default: main-mmc0-default-pins { + pinctrl-single,pins =3D < + AM62AX_IOPAD(0x220, PIN_INPUT, 0) /* (Y3) MMC0_CMD */ + AM62AX_IOPAD(0x218, PIN_INPUT, 0) /* (AB1) MMC0_CLKLB */ + AM62AX_IOPAD(0x21c, PIN_INPUT, 0) /* (AB1) MMC0_CLK */ + AM62AX_IOPAD(0x214, PIN_INPUT, 0) /* (AA2) MMC0_DAT0 */ + AM62AX_IOPAD(0x210, PIN_INPUT_PULLUP, 0) /* (AA1) MMC0_DAT1 */ + AM62AX_IOPAD(0x20c, PIN_INPUT_PULLUP, 0) /* (AA3) MMC0_DAT2 */ + AM62AX_IOPAD(0x208, PIN_INPUT_PULLUP, 0) /* (Y4) MMC0_DAT3 */ + AM62AX_IOPAD(0x204, PIN_INPUT_PULLUP, 0) /* (AB2) MMC0_DAT4 */ + AM62AX_IOPAD(0x200, PIN_INPUT_PULLUP, 0) /* (AC1) MMC0_DAT5 */ + AM62AX_IOPAD(0x1fc, PIN_INPUT_PULLUP, 0) /* (AD2) MMC0_DAT6 */ + AM62AX_IOPAD(0x1f8, PIN_INPUT_PULLUP, 0) /* (AC2) MMC0_DAT7 */ + >; + }; + main_mmc1_pins_default: main-mmc1-default-pins { pinctrl-single,pins =3D < AM62AX_IOPAD(0x23c, PIN_INPUT, 0) /* (A21) MMC1_CMD */ @@ -550,6 +567,15 @@ &main_i2c2 { clock-frequency =3D <400000>; }; =20 +&sdhci0 { + /* eMMC */ + status =3D "okay"; + non-removable; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&main_mmc0_pins_default>; + disable-wp; +}; + &sdhci1 { /* SD/MMC */ status =3D "okay"; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A5EDF64CD0; Tue, 13 Feb 2024 23:57:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868642; cv=none; b=npBE3/E8FdMSXy2y1Znjdbrmq+Gu+7vZVVHuoJkcnQgmbHr1i4hGSliMgG3XOGATWy9WfVJ0ycO/NtSK/IqgnvRuyxRJH3vrvJJPFgjd19GRQ7vJ0yskyYXYw9Yz79+n3b8B/opPDoIghK3ejzfUD/mM0ZVi03/dGuAFD2X+4Lc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868642; c=relaxed/simple; bh=KJ9zI4wUFQtjKDqctB54qtZgK+wf7cWMgHyQlyC3+e8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=gJ4ZEvLdVmNNMH7kYlpfMYOClfbu+RU/jG39dQl6Kpa6sy8OtUTIW9YJFxy9yDa6qN4yCxIcdvkUyWcxwWlSR2XR+WRxBVTcoDp5QN/ZoUQORZbigoU3ApextCAVIDJ7NfXo9awsN/ntEgfitBgLMi0fjEmuwIQgcl9kJfixbUk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=D0Wgk4HC; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="D0Wgk4HC" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2C4082894; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=59Msm0WMCOHTkR/+pdoTs8LcSxxAYPouV4fK6fNApEg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=D0Wgk4HCiMPwy+B6F0I+5mXOkTscFupJbpcr0d3VLSv5CDGEKVYSw/IOd3rtCVhPn FSeM5SbuOf8xa6AGDMudGauQynIK5OpZllF5k/ImfFaYytV3DUU0vsF2xAa/20BONf rLFnnZ53B4xvXRGSzrqzQKZJ1aJ+cuKw3yfLIda8= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2MC075716 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1R8091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 4/9] arm64: dts: ti: k3-am64-main: Fix ITAP/OTAP values for MMC Date: Tue, 13 Feb 2024 17:56:56 -0600 Message-ID: <20240213235701.2438513-5-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Update MMC0/MMC1 OTAP/ITAP values according to the datasheet [0], refer to Table 7-68 for MMC0 and Table 7-77 for MMC1. [0] https://www.ti.com/lit/ds/symlink/am6442.pdf Fixes: 8abae9389bdb ("arm64: dts: ti: Add support for AM642 SoC") Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index ddd382a0d735..9bfa0a969bfc 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -633,6 +633,9 @@ sdhci0: mmc@fa10000 { ti,otap-del-sel-mmc-hs =3D <0x0>; ti,otap-del-sel-ddr52 =3D <0x6>; ti,otap-del-sel-hs200 =3D <0x7>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; + ti,itap-del-sel-ddr52 =3D <0x3>; status =3D "disabled"; }; =20 @@ -645,12 +648,16 @@ sdhci1: mmc@fa00000 { clock-names =3D "clk_ahb", "clk_xin"; ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; - ti,otap-del-sel-sd-hs =3D <0xf>; + ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; ti,otap-del-sel-sdr25 =3D <0xf>; ti,otap-del-sel-sdr50 =3D <0xc>; ti,otap-del-sel-sdr104 =3D <0x6>; ti,otap-del-sel-ddr50 =3D <0x9>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A90DE65198; Tue, 13 Feb 2024 23:57:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868643; cv=none; b=a7VNauGQWphwG+52UL5DODvWtz8Wg9NkT4TJbOd8k0LaLsWPoSA05+AmbBsFV4PffmYoWLLSq19pFo0POyx1HHCqdb3z0d7H+sWhMT+nls5VOxn4l/3uYNVdIw0o+5L4zYMEWOFfdO3uJkCCpGT+aDO0kxBkCjJ0N2GKnEHJkf4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868643; c=relaxed/simple; bh=DC9oMmbd7UFDMnsBgZP8ZlZhS3wWKOj0n0KJpssTlnw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=SpkMSfk112SQpra7YRbZ2X805Vqd93ggy8hPcdc9qxF2IlUbbeqCFZvCd7rDMTBK2AseNa+/2o61sKjPOvEUEMVHZ6XDICoITC1X+kQjhVUkIwPxUW37SETjSPUPw5o3Y9/ZpDEqgPZqd+jBj5wS/4apY4i5LbA7VolwqwqZDJw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=UcuK6sEF; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="UcuK6sEF" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2Ck082882; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=aL+gNiBwbVuENrnugNe19duI8fO9uL7bvEw/nOCWuDY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=UcuK6sEFuwxrf37QTpu8n630BdjHXFDiEvDujBoCnXj8wXAgHT2bohSEelU+2rLdk vw086FwlUbTL4qVjswehdaT1r7Sk2cLKZsSwGTGQEAsNqBN2pkkGVKKEcNoERuYx1m Uv41L9eh1fWaR/T+ZOfRz1QSDHOGhu+07aE/kYUc= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2XO074653 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1R9091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 5/9] arm64: dts: ti: k3-am62p: Add ITAP/OTAP values for MMC Date: Tue, 13 Feb 2024 17:56:57 -0600 Message-ID: <20240213235701.2438513-6-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add OTAP/ITAP values to enable HS400 timing for MMC0 and SDR104 timing for MMC1/MMC2. Remove no-1-8-v property to enable the highest speed mode possible. Update MMC OTAP/ITAP values according to the datasheet [0], refer to Table 7-79 for MMC0 and Table 7-97 for MMC1/MMC2. [0] https://www.ti.com/lit/ds/symlink/am62p.pdf Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62p-main.dtsi | 44 +++++++++++++++++++++-- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 - 2 files changed, 41 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62p-main.dtsi index ef1c982a90d8..e43530beb79f 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi @@ -534,7 +534,21 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; assigned-clocks =3D <&k3_clks 57 2>; assigned-clock-parents =3D <&k3_clks 57 4>; - ti,otap-del-sel-legacy =3D <0x0>; + bus-width =3D <8>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + ti,clkbuf-sel =3D <0x7>; + ti,strobe-sel =3D <0x77>; + ti,trm-icp =3D <0x8>; + ti,otap-del-sel-legacy =3D <0x1>; + ti,otap-del-sel-mmc-hs =3D <0x1>; + ti,otap-del-sel-ddr52 =3D <0x6>; + ti,otap-del-sel-hs200 =3D <0x8>; + ti,otap-del-sel-hs400 =3D <0x5>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; + ti,itap-del-sel-ddr52 =3D <0x3>; status =3D "disabled"; }; =20 @@ -545,7 +559,19 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,otap-del-sel-legacy =3D <0x8>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; status =3D "disabled"; }; =20 @@ -556,7 +582,19 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,otap-del-sel-legacy =3D <0x8>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 95a0146279b1..8c73587b0b62 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -424,7 +424,6 @@ &sdhci1 { pinctrl-0 =3D <&main_mmc1_pins_default>; ti,driver-strength-ohm =3D <50>; disable-wp; - no-1-8-v; bootph-all; }; =20 --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE7EB633E0; Tue, 13 Feb 2024 23:57:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868636; cv=none; b=MrEPZPCT08A9looHLsKy1F+hRlIoxBYtbfLcH3mUqirnlEMCAaKDLqd7SswW86Z7Ii6+4pzdli1DOp8EdFo/Q5cZLR0T6c+OmdgHi+k71Ldp3VzysXN1NJ/blha0hj2JMuCncsMPxAeZvkbKjVuVyzIOjUgt3nDdQy7QlTG+U7o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868636; c=relaxed/simple; bh=WFzc41RuG/3SZT/HB8xQNIW2yFJgb6Su6As9DZqk6oc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jJLM51KIbihHlp5aqplaX6DhSwjSEsIxWyX7jWXHTHugUAk8INtIuPneScD7xyiESSzxd9MuCiVS2ifDSr2kE75NjQ0F1nO+Dic4JeXI7GvnjGAF2jhGYL2iLG1aD6aPKZnODrHkUgkxs7PNW6v5c1UL6hHTtg9hzpgDd14bh3s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=QQbEKGsw; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="QQbEKGsw" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv23V011599; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=0hp3/TDhK5CfOBgxSbMqY7rvFItf3jeKxvWhQfzAsJc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=QQbEKGswyb4yXDAGLr11ClD/wkOEkP+CSCP8BedFH1EeysNPL2KSw+wOXaGCsJ1Nv 2tZ6koLnxfQpR65fQuFol82v8Ed9DnCqu43VnLlo9OFLqHcUGDImgL1w+liNFhf77O iAx4kc2mj6p+srC1NZjiHSEYJ+cXLt1s8i3M1FRQ= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv23n075722 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1RA091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 6/9] arm64: dts: ti: k3-am6*: Remove DLL properties for soft PHYs Date: Tue, 13 Feb 2024 17:56:58 -0600 Message-ID: <20240213235701.2438513-7-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Remove DLL properties which are not applicable for soft PHYs since these PHYs do not have a DLL to enable. Acked-by: Francesco Dolcini # Verdin AM62 Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - Remove ti,driver-strength-ohm property in sdhci1 node for k3-am642-tqma64xxl-mbax4xxl and k3-am642-phyboard-electra-rdk board files. - Add Francesco's Acked-by --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 3 --- arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi | 2 -- arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts | 3 --- arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi | 2 -- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am642-evm.dts | 1 - arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts | 1 - arch/arm64/boot/dts/ti/k3-am642-sk.dts | 1 - arch/arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts | 1 - 17 files changed, 23 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index fe0cc4a9a501..79ed5cbbbda1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -561,7 +561,6 @@ sdhci0: mmc@fa10000 { assigned-clock-parents =3D <&k3_clks 57 8>; mmc-ddr-1_8v; mmc-hs200-1_8v; - ti,trm-icp =3D <0x2>; bus-width =3D <8>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; @@ -580,7 +579,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -604,7 +602,6 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi b/arch/arm64/b= oot/dts/ti/k3-am62-phycore-som.dtsi index 3372a256c90f..43488cc8bcb1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi @@ -317,7 +317,6 @@ serial_flash: flash@0 { &sdhci0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc0_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; non-removable; status =3D "okay"; diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi b/arch/arm64= /boot/dts/ti/k3-am62-verdin-dahlia.dtsi index bf6d27e70bc4..6c4cec8728e4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi @@ -185,7 +185,6 @@ &ospi0 { =20 /* Verdin SD_1 */ &sdhci1 { - ti,driver-strength-ohm =3D <33>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi b/arch/arm64/bo= ot/dts/ti/k3-am62-verdin-dev.dtsi index 680071688dcb..be62648e7818 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi @@ -206,7 +206,6 @@ &ospi0 { =20 /* Verdin SD_1 */ &sdhci1 { - ti,driver-strength-ohm =3D <33>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi b/arch/arm64/b= oot/dts/ti/k3-am62-verdin-wifi.dtsi index a6808b10c7b2..4768ef42c4fc 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi @@ -26,7 +26,6 @@ &sdhci2 { mmc-pwrseq =3D <&wifi_pwrseq>; non-removable; ti,fails-without-test-cd; - ti,driver-strength-ohm =3D <50>; vmmc-supply =3D <®_3v3>; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi b/arch/arm64/boot/d= ts/ti/k3-am62-verdin.dtsi index 6a06724b6d16..d68310444bcb 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi @@ -1407,7 +1407,6 @@ &sdhci0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_sdhci0>; non-removable; - ti,driver-strength-ohm =3D <50>; status =3D "okay"; }; =20 @@ -1416,7 +1415,6 @@ &sdhci1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_sdhci1>; disable-wp; - ti,driver-strength-ohm =3D <50>; vmmc-supply =3D <®_sdhc1_vmmc>; vqmmc-supply =3D <®_sdhc1_vqmmc>; status =3D "disabled"; diff --git a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts b/arch/arm64/bo= ot/dts/ti/k3-am625-beagleplay.dts index 3b4246ce49de..bb6a5837bcb3 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts @@ -819,7 +819,6 @@ &sdhci0 { bootph-all; pinctrl-names =3D "default"; pinctrl-0 =3D <&emmc_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; status =3D "okay"; }; @@ -832,7 +831,6 @@ &sdhci1 { =20 vmmc-supply =3D <&vdd_3v3_sd>; vqmmc-supply =3D <&vdd_sd_dv>; - ti,driver-strength-ohm =3D <50>; disable-wp; cd-gpios =3D <&main_gpio1 48 GPIO_ACTIVE_LOW>; cd-debounce-delay-ms =3D <100>; @@ -849,7 +847,6 @@ &sdhci2 { ti,fails-without-test-cd; cap-power-off-card; keep-power-in-suspend; - ti,driver-strength-ohm =3D <50>; assigned-clocks =3D <&k3_clks 157 158>; assigned-clock-parents =3D <&k3_clks 157 160>; #address-cells =3D <1>; diff --git a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts b/arch/a= rm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts index 5c31f0453def..a83a90497857 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts @@ -334,7 +334,6 @@ &sdhci1 { vqmmc-supply =3D <&vddshv5_sdio>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; no-1-8-v; status =3D "okay"; diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index 6806288ec227..f283777d54b4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,7 +561,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index c99b2e90f76d..f241637a5642 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -582,7 +582,6 @@ &sdhci1 { vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 8c73587b0b62..5c9b73726ebd 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -422,7 +422,6 @@ &sdhci1 { vqmmc-supply =3D <&vddshv_sdio>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; bootph-all; }; diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi b/arch/arm64/bo= ot/dts/ti/k3-am62x-sk-common.dtsi index 6dd496cd459a..3c45782ab2b7 100644 --- a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi @@ -411,7 +411,6 @@ &sdhci0 { status =3D "okay"; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc0_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 @@ -421,7 +420,6 @@ &sdhci1 { status =3D "okay"; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index 9bfa0a969bfc..a29847735c6e 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -646,7 +646,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index 5c546ae76d3e..f308076d608a 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -508,7 +508,6 @@ &sdhci1 { pinctrl-names =3D "default"; bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts b/arc= h/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts index c0c45b8a0245..8237b8c815b8 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts @@ -292,7 +292,6 @@ &sdhci1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; bus-width =3D <4>; - ti,driver-strength-ohm =3D <50>; disable-wp; no-1-8-v; }; diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/t= i/k3-am642-sk.dts index cce04e188ff6..b286eaa02ada 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -471,7 +471,6 @@ &sdhci1 { pinctrl-names =3D "default"; bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts b/arch/= arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts index 55102d35cecc..1f4dc5ad1696 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-tqma64xxl-mbax4xxl.dts @@ -422,7 +422,6 @@ &sdhci1 { cd-gpios =3D <&main_gpio1 77 GPIO_ACTIVE_LOW>; disable-wp; no-mmc; - ti,driver-strength-ohm =3D <50>; ti,fails-without-test-cd; /* Enabled by overlay */ }; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B032E65BD2; Tue, 13 Feb 2024 23:57:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868665; cv=none; b=alhj3ht6HP2HWTEaLsSKgrZiznki+cSHwoNGZp+cdV1NFkt01n8dhOZzDq72Kcxrt02KXAKuRQRXp4Vf0d0ItK/SttBTeA3LiqdKC5aid9AoslCeQ08LJsEpktpGQlQU93hCIlwqvVhTybLc+/04tOMEq22MJKtYGDec/TsAIzk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868665; c=relaxed/simple; bh=ZFA3IWG9B+mikyn3NjXSR/I5s24rz2/+G4e0DSrnMSE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=T6KBTFqmeKQ83DGKUer6gg05Ii6RsVcmCVYuzhOyFxUPvOb/CoU6SwQnzNrKQphO4sw0tbE81xHQF2Ua4I1QeECiR0ix8J/PkTqrA53uX661ym6CdEEB8qYFTkrqEojgH+sc0wvFwvw8K7a6vjrHpp2tHr9hiQ+e4kjMGWRnQGg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=cdf4lYD2; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="cdf4lYD2" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2sg082886; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=MrgqCcJZWvplOTxl4Hx9yiiz3emCLg7ynf3Njgfv7rU=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=cdf4lYD2FggDjX/krUFUSxJTC/BM/XhtjrzQ1Olorx4m2lmQApOo3r6XJm5nEcFCo eM2Ytkxo5yX0frYd9sWOHzlsvRCOl66n/Aa3An4H0KV1IRm92wtfqYK14x3x4FjhPV 7x3cBPVb80+Ev3Fg3usslCjBT+ujDrQOoju03eAc= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2SJ050666 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1RB091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 7/9] arm64: dts: ti: k3-am6*: Fix ti,clkbuf-sel property in MMC nodes Date: Tue, 13 Feb 2024 17:56:59 -0600 Message-ID: <20240213235701.2438513-8-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Move ti,clkbuf-sel property above the OTAP/ITAP delay values. While there is no error with where it is currently at, it is easier to read the MMC node if ti,clkbuf-sel is located above the OTAP/ITAP delay values consistently across MMC nodes. Add missing ti,clkbuf-sel for MMC0 in k3-am64-main. Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 4 ++-- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 3 ++- 3 files changed, 5 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index 79ed5cbbbda1..410b390ce5d5 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -579,6 +579,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -590,7 +591,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x1>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - ti,clkbuf-sel =3D <0x7>; bus-width =3D <4>; status =3D "disabled"; }; @@ -602,6 +602,7 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -613,7 +614,6 @@ sdhci2: mmc@fa20000 { ti,itap-del-sel-sd-hs =3D <0xa>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index f283777d54b4..ddb76cd66f88 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,6 +561,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; @@ -572,7 +573,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - ti,clkbuf-sel =3D <0x7>; bus-width =3D <4>; no-1-8-v; status =3D "disabled"; diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index a29847735c6e..bea05be7cb48 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -628,6 +628,7 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; mmc-ddr-1_8v; mmc-hs200-1_8v; + ti,clkbuf-sel =3D <0x7>; ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-mmc-hs =3D <0x0>; @@ -646,6 +647,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; @@ -657,7 +659,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; =20 --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 96B1665BD1; Tue, 13 Feb 2024 23:57:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868665; cv=none; b=A844o4WkWFBXFpx8tERJJI2KKlkajwlGrEuAg2P5h4HpAMlV3mS0Z51LVBy489OvyK/Ij05hL4mMnY9hso4Nih2Bd4ISrRr/uh83+Unbrj2zPUlqYLJ1ybIn4jlZxVkCvRg7c3fyb6Cdhsm4cwLpxe6NYHi9qEsQ1Ufe9KgN85Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868665; c=relaxed/simple; bh=i6WiIEqsFU8zLyOp1haUKZufFMK1rTv4kW7VGD+KgQg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=SM3V3w5x/3wFsHAepLmVoE/8vfXDQWqxMbg0qTeBxLcjx9DqtP7xWJLPrpSoN/21IUJ4j6VM5BB5cF0oC5XhRtkPRQ0qivG2FI7Ll82FgpnXsb8Uo+JEeoOtmSVvulmj/BU3BcQ6Jl5KIKoeOdwtdrEpOhn9qe0U7Fz0oSiOiZ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=tQYFYptP; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="tQYFYptP" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2iK082884; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=/WcExtCyjlnfkA+bJp5aMo+t4fHPF5BrVXG9tvI1no8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=tQYFYptPV2s427QX6nC3ME5bkbheM1zmZq/3te4kwcei0W/LTfvNKFl6nJT44jfou MVknRrY/CvOaMteGDmNPi1U7cwRkIVeaTcKC7ccVgWBa9fW8stAZRmeVTsiptwjbpc YqS5tuw36GMe9TrhSKlbKA4/iTDIUhtK/kBbe0/I= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2d4050665 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DFLE111.ent.ti.com (10.64.6.32) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1RC091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 8/9] arm64: dts: ti: k3-am6*: Fix bus-width property in MMC nodes Date: Tue, 13 Feb 2024 17:57:00 -0600 Message-ID: <20240213235701.2438513-9-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Move bus-width property to *main.dtsi, above the OTAP/ITAP delay values. While there is no error with where it is currently at, it is easier to read the MMC node if the bus-width property is located above the OTAP/ITAP delay values consistently across MMC nodes. Add missing bus-width for MMC2 in k3-am62-main. Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 5 +++-- arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts | 1 - arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 2 ++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 2 -- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 1 - 6 files changed, 6 insertions(+), 7 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index 410b390ce5d5..55420eb1c620 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -559,9 +559,9 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; assigned-clocks =3D <&k3_clks 57 6>; assigned-clock-parents =3D <&k3_clks 57 8>; + bus-width =3D <8>; mmc-ddr-1_8v; mmc-hs200-1_8v; - bus-width =3D <8>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-mmc-hs =3D <0x0>; @@ -579,6 +579,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; @@ -591,7 +592,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x1>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - bus-width =3D <4>; status =3D "disabled"; }; =20 @@ -602,6 +602,7 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts b/arch/arm64/bo= ot/dts/ti/k3-am625-beagleplay.dts index bb6a5837bcb3..a34e0df2ab86 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts @@ -842,7 +842,6 @@ &sdhci2 { vmmc-supply =3D <&wlan_en>; pinctrl-names =3D "default"; pinctrl-0 =3D <&wifi_pins_default>, <&wifi_32k_clk>; - bus-width =3D <4>; non-removable; ti,fails-without-test-cd; cap-power-off-card; diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index ddb76cd66f88..253c1857eedf 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,6 +561,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; @@ -573,7 +574,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - bus-width =3D <4>; no-1-8-v; status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index bea05be7cb48..bc9c9ff993e6 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -626,6 +626,7 @@ sdhci0: mmc@fa10000 { power-domains =3D <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 57 0>, <&k3_clks 57 1>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <8>; mmc-ddr-1_8v; mmc-hs200-1_8v; ti,clkbuf-sel =3D <0x7>; @@ -647,6 +648,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index f308076d608a..83f2b00726b5 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -494,7 +494,6 @@ eeprom@0 { /* eMMC */ &sdhci0 { status =3D "okay"; - bus-width =3D <8>; non-removable; ti,driver-strength-ohm =3D <50>; disable-wp; @@ -506,7 +505,6 @@ &sdhci1 { status =3D "okay"; vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; - bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; disable-wp; }; diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/t= i/k3-am642-sk.dts index b286eaa02ada..67cd41bf806e 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -469,7 +469,6 @@ &sdhci1 { status =3D "okay"; vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; - bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; disable-wp; }; --=20 2.43.0 From nobody Fri Dec 19 20:11:19 2025 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 03A3265BD4; Tue, 13 Feb 2024 23:57:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868664; cv=none; b=PLELar1/reRtivim9cpfzSA4GI8jy0PhWslgFti/UnEP2Tkx6VGX6vPdIBmfRLTOThblfqU6gafrZmbpaQVScGuqGmF00pCa7OOA34Fx/JxnXxCanK0ZN8iTubJs+8mZ78p4FD+txsw74ing+kfjsYhitQ1uWrdWixELPBPiYUg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707868664; c=relaxed/simple; bh=DLuD00elz6J706PlkFBdFJvLZ8aecBLu2OUTCYgcfkE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Uhs0fQQtGQ5lbiAPzz9JnLTbD7c/Q2Box85OZSIp2D+cHgXRSBPTRAP/DmCM/6zyAezkYibnMmLTZk25MjL7TudTTHgvCcm4azF7V7C+I1dj8EYEG6kZ1GVihYzmG0ICjkrdOFacmdIoMyM+Q01TQ1hWkVnswVFvilTPuKfLkg4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=UTxQcBy1; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="UTxQcBy1" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv2Hl011595; Tue, 13 Feb 2024 17:57:02 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707868622; bh=8xvNLvQL3ZxIYrY2d7H3ZWrBT6cp2lIEgWD6dDQ8W1Q=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=UTxQcBy1Ey+5WfP5ptvulwF8giZ6opuoExKR7RG0dYiekSbzw0xZbKmzaPdXoqmIs 1f9QqeM4KjBDkVW5wWmW9RpikCS3CkkKwijQBurWDkPq8hWj2BTKfTIY20bcG9woxi 6/gKkoKAU6xhEZ2rZWiSIL9ib88N08bJhFL7YWqs= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41DNv2Fc074667 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 13 Feb 2024 17:57:02 -0600 Received: from DFLE113.ent.ti.com (10.64.6.34) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 13 Feb 2024 17:57:01 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 13 Feb 2024 17:57:01 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41DNv1RD091761; Tue, 13 Feb 2024 17:57:01 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v3 9/9] arm64: dts: ti: k3-am6*: Add bootph-all property in MMC node Date: Tue, 13 Feb 2024 17:57:01 -0600 Message-ID: <20240213235701.2438513-10-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213235701.2438513-1-jm@ti.com> References: <20240213235701.2438513-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add missing bootph-all property for AM62p MMC0 and AM64x MMC0 nodes. Signed-off-by: Judith Mendez Tested-by: Wadim Egorov --- Changes since V3: - No change --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 + arch/arm64/boot/dts/ti/k3-am642-evm.dts | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 5c9b73726ebd..e86f34e835c1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -413,6 +413,7 @@ &sdhci0 { status =3D "okay"; ti,driver-strength-ohm =3D <50>; disable-wp; + bootph-all; }; =20 &sdhci1 { diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index 83f2b00726b5..fcadfb7a353c 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -497,6 +497,7 @@ &sdhci0 { non-removable; ti,driver-strength-ohm =3D <50>; disable-wp; + bootph-all; }; =20 /* SD/MMC */ --=20 2.43.0