From nobody Sat Sep 7 23:23:08 2024 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71458130E2A; Tue, 13 Feb 2024 00:24:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; cv=none; b=by1pwuLoXQUcN8dfhSUedlyMmG+ErfzDzivrKFVoszr7vbuCOrkSyqfCZBqo9dg9D5cgrwQwy0J1Rvt0RdhxNVeKpc6Q1EeaSClf4QaCXnStP2MIgLmZ3rSJGVxtOuggu3KqVbvBX/VFbRmvYMmY2EB5NQScOfpT1jdXP03pZuU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; c=relaxed/simple; bh=YOXmGuD6/jcIrqtJeIXapHB8zHPclkc7DkY1LKzLUgc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ltNGMQeujwwDYLGXFLg3WhD6XwALaEf11d04oPmqPnyW54sTLyJ/k7zClF913bIAtNGG7NzEeEdxG8o6EvxqUeYpn4rnGMEacIGE8Qpb1AC8/uXFsMQdMTQ32/lY5BBS2ANnb5gozWxivzNISgUAQbl6TjrRnPL+LXrq2rO+XU0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=yxAJqRPl; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="yxAJqRPl" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHDI065795; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=f0ObBW14vGk6xzmyWDC9VW/YrN60QbE+TGAdLw92viY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=yxAJqRPlV2h3/XVjyVve3fIVXk5k0aZWYppVunXaldLxfecQjfqrJ5w9pKeue37ie U3arfD/FAcgLeVR2+vTkfELHi3X3TjLp5vTUFaY2IBbQ4SOnuWuojkTBtbrsbcZ4ly 5V0SDV42lhr2NDIHB57MK0yFZoQTJ2K0A5EJ6JjU= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHh3031103 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXf119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 1/9] arm64: dts: ti: k3-am62a-main: Add sdhci0 instance Date: Mon, 12 Feb 2024 18:24:08 -0600 Message-ID: <20240213002416.1560357-2-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" From: Nitin Yadav Add sdhci0 DT node in k3-am62a-main for eMMC support. Add otap/itap values according to the datasheet[0], refer to Table 7-79. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Nitin Yadav Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index 972971159a62..ce5f278235a4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -536,6 +536,24 @@ main_gpio1: gpio@601000 { status =3D "disabled"; }; =20 + sdhci0: mmc@fa10000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; + interrupts =3D ; + power-domains =3D <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 57 5>, <&k3_clks 57 6>; + clock-names =3D "clk_ahb", "clk_xin"; + assigned-clocks =3D <&k3_clks 57 6>; + assigned-clock-parents =3D <&k3_clks 57 8>; + bus-width =3D <8>; + mmc-hs200-1_8v; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-mmc-hs =3D <0x0>; + ti,otap-del-sel-hs200 =3D <0x6>; + status =3D "disabled"; + }; + sdhci1: mmc@fa00000 { compatible =3D "ti,am62-sdhci"; reg =3D <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>; --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53ED5130AD8; Tue, 13 Feb 2024 00:24:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; cv=none; b=kJyAtgqF/a3ic7KDMWEw8ZEJkTfeJ1w0QNlE+VwYdYyIUwKt031L4BMnl7BmmqrSmN5PhSyhY+RwBMgZvr3NvEgodrKaar7NU3ptUvsZy7We0QCBlJeqNH58jWrPJEE4WMrKpj3TaOC2V3WQKegEGu1qkKD6c9EcMe3j6m/tS2M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; c=relaxed/simple; bh=1k0cCcnPSIAEDeivS8TGmRqODSX3jEw9ruc/JVokoiQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fwTsaxv+1nXOTPy9whDv0zn8dah5Cci6XhGDEPDHzYRLtG8piYJ1XLQ+TmaSANNDPWI9PkL7Kfv/g83w7m6m5nNm/RMeX9Vgh57/gJe7ArPfSrFPw2BroJBTvsj33CFB1AC4RNP+Qfxm+X4nXt5eKUDdbm6KJJmz3kQcKkKDe+k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=hJVQXkr0; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="hJVQXkr0" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHHk061428; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=aKC3bNCwNMsnTfZxsiEGvPlTn9Qm7mUqp3b7qpQ++Lc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=hJVQXkr0Km3ROghV+J+d0jrBk8PFyabf6Y4YQV24peNS8r8p+thX3l/wBpHhuZdic jkeRBhrqhN7r4AOtk6uzolk+xfuVJ34Nvun8bINj0fHLpwBLUVv3z6ECN0gXCR6F4E bxMDlIt5S7kFFbk49WMCKFV2Z0qgMqdPC7mEKfmA= Received: from DLEE106.ent.ti.com (dlee106.ent.ti.com [157.170.170.36]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHP1022914 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXg119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 2/9] arm64: dts: ti: k3-am62a-main: Add sdhci2 instance Date: Mon, 12 Feb 2024 18:24:09 -0600 Message-ID: <20240213002416.1560357-3-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add sdhci2 DT node in k3-am62a-main for mmc2. Add otap/itap values according to the datasheet[0], Refer to Table 7-97. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 24 +++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index ce5f278235a4..6806288ec227 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -579,6 +579,30 @@ sdhci1: mmc@fa00000 { status =3D "disabled"; }; =20 + sdhci2: mmc@fa20000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0xfa20000 0x00 0x260>, <0x00 0xfa28000 0x00 0x134>; + interrupts =3D ; + power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; + clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; + no-1-8-v; + status =3D "disabled"; + }; + usbss0: dwc3-usb@f900000 { compatible =3D "ti,am62-usb"; reg =3D <0x00 0x0f900000 0x00 0x800>; --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D2722AF0C; Tue, 13 Feb 2024 00:24:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783882; cv=none; b=XAgYX6BlRgBktmCVV9qKrdQ1ZFxV5cAsLgSUiObGIlxuriJ9mCYYrE6mJp8/hNhhLy+GZqczeMaJmGe0cOnPm3eF5w1JlwQPCDFpC/q7/Vwor1VltWGwHrhAW1eAT7JyOeP1IBe7QMx6k/YLB9s2ZJ7G30EYUT/+t2Mme5yHKPI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783882; c=relaxed/simple; bh=jENiGHyDBDfkXFMRZi02MBN1t2DVNvmbrSh3CPhenDI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VaZ0vtYWs67zcA5xrSi6CB8OT2YVSrwDrdFLlGsjBhWpr8YJOjAGpIB58XUb0/OTjv6rEMxLzzLWbSI52zytGh0N+UEGd+92AjEzX5sKXBeN4kTkSpNLnnOwcWkpQn5sYin85jx93kwn/qU+bXSzji+qfLB3qE8VgIPKkIbUPFg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=THMlNu9A; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="THMlNu9A" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHJ6088672; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=gjIQkQk0XyLlWC62YyfoYsqGsstVP1Jl1mRAtlNrcmg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=THMlNu9ArgCeGH8d2TU4So6YSRfN5t2AE5U+LyEHQdSlVcGf3GwHmfQhpIisTL8TP QSomv8wi6M7yDi62QGyHi6TvsDLSdFb/R+/kNxFn5exSGZYFoE07JDL3gKq4IK/jvw p1uJDXSW+eRF7Tilm0oyW3nTcEvp6b7M/wHQauG0= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHoE031534 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DFLE111.ent.ti.com (10.64.6.32) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXh119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 3/9] arm64: dts: ti: k3-am62a7-sk: Enable eMMC support Date: Mon, 12 Feb 2024 18:24:10 -0600 Message-ID: <20240213002416.1560357-4-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" From: Nitin Yadav Add support for 32GB eMMC card on AM62A7 SK. Includes adding mmc0 pins settings. Add mmc0 alias for sdhci0 in k3-am62a7-sk.dts. Signed-off-by: Nitin Yadav Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 26 +++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index f5ae91bf1bdb..c99b2e90f76d 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -20,6 +20,7 @@ aliases { serial0 =3D &wkup_uart0; serial2 =3D &main_uart0; serial3 =3D &main_uart1; + mmc0 =3D &sdhci0; mmc1 =3D &sdhci1; }; =20 @@ -263,6 +264,22 @@ AM62AX_IOPAD(0x0b4, PIN_INPUT_PULLUP, 1) /* (K24) GPMC= 0_CSn3.I2C2_SDA */ >; }; =20 + main_mmc0_pins_default: main-mmc0-default-pins { + pinctrl-single,pins =3D < + AM62AX_IOPAD(0x220, PIN_INPUT, 0) /* (Y3) MMC0_CMD */ + AM62AX_IOPAD(0x218, PIN_INPUT, 0) /* (AB1) MMC0_CLKLB */ + AM62AX_IOPAD(0x21c, PIN_INPUT, 0) /* (AB1) MMC0_CLK */ + AM62AX_IOPAD(0x214, PIN_INPUT, 0) /* (AA2) MMC0_DAT0 */ + AM62AX_IOPAD(0x210, PIN_INPUT_PULLUP, 0) /* (AA1) MMC0_DAT1 */ + AM62AX_IOPAD(0x20c, PIN_INPUT_PULLUP, 0) /* (AA3) MMC0_DAT2 */ + AM62AX_IOPAD(0x208, PIN_INPUT_PULLUP, 0) /* (Y4) MMC0_DAT3 */ + AM62AX_IOPAD(0x204, PIN_INPUT_PULLUP, 0) /* (AB2) MMC0_DAT4 */ + AM62AX_IOPAD(0x200, PIN_INPUT_PULLUP, 0) /* (AC1) MMC0_DAT5 */ + AM62AX_IOPAD(0x1fc, PIN_INPUT_PULLUP, 0) /* (AD2) MMC0_DAT6 */ + AM62AX_IOPAD(0x1f8, PIN_INPUT_PULLUP, 0) /* (AC2) MMC0_DAT7 */ + >; + }; + main_mmc1_pins_default: main-mmc1-default-pins { pinctrl-single,pins =3D < AM62AX_IOPAD(0x23c, PIN_INPUT, 0) /* (A21) MMC1_CMD */ @@ -550,6 +567,15 @@ &main_i2c2 { clock-frequency =3D <400000>; }; =20 +&sdhci0 { + /* eMMC */ + status =3D "okay"; + non-removable; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&main_mmc0_pins_default>; + disable-wp; +}; + &sdhci1 { /* SD/MMC */ status =3D "okay"; --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4D8B12F5AB; Tue, 13 Feb 2024 00:24:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; cv=none; b=T0SuoTqi+pjBMCaqDMK3Owj21ccTzIrxjI/mAyjxmBHhJfABAKdLrn/xUvl084NpSOJ78+ZqhjoA/ABGGPpJZqmbxnay3HLd8qb8q7EeuE7iQ3AISMUkDmbw61geCx0MOmasooNCrjC0ZnU1qysX96ch257lt+NLDzVhkzBuIIk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; c=relaxed/simple; bh=FS269dnoFfYz648OsmBzN0dYStuIf4GWkyTn6qcidso=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=MxV6AFVY5hBGipQCXo9yfbvtKR0VyRmstZJacnc2x+v8EI+X6G6xIAr/F0oNTfjZSzVmPzoHi2mgPAeKmsxnnGWUg6n6axKeQ/yK8MrMG4e/EqrccytX6fFv8MzCwrnT7OqRiAyRmQla3Vwn0kzPbKjDYjy8O8KJqo9eTnYHa14= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=XKBlwvpc; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="XKBlwvpc" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHWm088677; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=hUydIEOTuqHDfvM49AYx6tel8EOPS7VljbOdHOCBU1Q=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=XKBlwvpcgoASKl2ado+T5QpkDduYTwRgM09ZPRmYvZCt2nnxS33iFuvMpJMEwBkPN QMiCIcej9LWIRp1g4qO7aGNip+TMoYa4So3hz1qKCTnCMjwGs6VxlFGQiIGE31yskb A43Z6SU3vlAyUMplgwzSOxRbXCXLY5NAtPc97eOQ= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHl4015138 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXi119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 4/9] arm64: dts: ti: k3-am64-main: Fix ITAP/OTAP values for MMC Date: Mon, 12 Feb 2024 18:24:11 -0600 Message-ID: <20240213002416.1560357-5-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Update MMC0/MMC1 OTAP/ITAP values according to the datasheet [0], refer to Table 7-68 for MMC0 and Table 7-77 for MMC1. [0] https://www.ti.com/lit/ds/symlink/am6442.pdf Fixes: 8abae9389bdb ("arm64: dts: ti: Add support for AM642 SoC") Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index ddd382a0d735..9bfa0a969bfc 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -633,6 +633,9 @@ sdhci0: mmc@fa10000 { ti,otap-del-sel-mmc-hs =3D <0x0>; ti,otap-del-sel-ddr52 =3D <0x6>; ti,otap-del-sel-hs200 =3D <0x7>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; + ti,itap-del-sel-ddr52 =3D <0x3>; status =3D "disabled"; }; =20 @@ -645,12 +648,16 @@ sdhci1: mmc@fa00000 { clock-names =3D "clk_ahb", "clk_xin"; ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; - ti,otap-del-sel-sd-hs =3D <0xf>; + ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; ti,otap-del-sel-sdr25 =3D <0xf>; ti,otap-del-sel-sdr50 =3D <0xc>; ti,otap-del-sel-sdr104 =3D <0x6>; ti,otap-del-sel-ddr50 =3D <0x9>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4DD312F5AF; Tue, 13 Feb 2024 00:24:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; cv=none; b=jER/rSGH8uULX1NiZUVugBK2E7ks2lo35BkW/QEmWyrqI8gy4x83ZmCdpLH0OWS4xuIzgec+fZEQCZNURjMNBZ1s12z/IAXxfCRyeUoVdZBmXkPsnoeaEG2QhdNvsHZm3+wSOz7Op9fmnWjVb2CPIAihyPdsiSsVhngiTfkgev0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; c=relaxed/simple; bh=7sC8GUSLvBfWyxWtk6oRxf0moa7Awi8o9E3ijj+GgZo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=W9w5WisPOf6T60PD0Cz1sx2yWA/CY6MSNTrEP2brjIPBwSh+EIp+wtH7rStabTuhEk+2sUsEwCffvBv8XLm3YXaQ7pserq2e7t7HdlCO4wWEWkroCxtmlU0QapLtLRTVkexC+sprd+lGO8yUvA5ZhmSBICt+/f7e1Z7SOFtbZ/M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=wp6Nzt2N; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="wp6Nzt2N" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHSV088680; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=SsPXo9SU5AZfR9W25lHGx7P3x7huSy5Ek3nDYu+grKw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=wp6Nzt2NRsCPdrrUBljeNQl6QZaclftsqvh0BFxiT2TGCoJCrlmpk8DR3U4oee8Vk QMommIMdnt1Gx3ar3ThnP0OfxObiDz5eCwgAl+SUgZH8cRz/DrtAJiVGUsASvLBBUs VrC/bDbog9gJR42V927G8ob+YBNnnCohTYCfvldc= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHh4031103 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXj119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 5/9] arm64: dts: ti: k3-am62p: Add ITAP/OTAP values for MMC Date: Mon, 12 Feb 2024 18:24:12 -0600 Message-ID: <20240213002416.1560357-6-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add OTAP/ITAP values to enable HS400 timing for MMC0 and SDR104 timing for MMC1/MMC2. Remove no-1-8-v property to enable the highest speed mode possible. Update MMC OTAP/ITAP values according to the datasheet [0], refer to Table 7-79 for MMC0 and Table 7-97 for MMC1/MMC2. [0] https://www.ti.com/lit/ds/symlink/am62p.pdf Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62p-main.dtsi | 44 +++++++++++++++++++++-- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 - 2 files changed, 41 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62p-main.dtsi index ef1c982a90d8..e43530beb79f 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p-main.dtsi @@ -534,7 +534,21 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; assigned-clocks =3D <&k3_clks 57 2>; assigned-clock-parents =3D <&k3_clks 57 4>; - ti,otap-del-sel-legacy =3D <0x0>; + bus-width =3D <8>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + ti,clkbuf-sel =3D <0x7>; + ti,strobe-sel =3D <0x77>; + ti,trm-icp =3D <0x8>; + ti,otap-del-sel-legacy =3D <0x1>; + ti,otap-del-sel-mmc-hs =3D <0x1>; + ti,otap-del-sel-ddr52 =3D <0x6>; + ti,otap-del-sel-hs200 =3D <0x8>; + ti,otap-del-sel-hs400 =3D <0x5>; + ti,itap-del-sel-legacy =3D <0x10>; + ti,itap-del-sel-mmc-hs =3D <0xa>; + ti,itap-del-sel-ddr52 =3D <0x3>; status =3D "disabled"; }; =20 @@ -545,7 +559,19 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,otap-del-sel-legacy =3D <0x8>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; status =3D "disabled"; }; =20 @@ -556,7 +582,19 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,otap-del-sel-legacy =3D <0x8>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-sd-hs =3D <0x0>; + ti,otap-del-sel-sdr12 =3D <0xf>; + ti,otap-del-sel-sdr25 =3D <0xf>; + ti,otap-del-sel-sdr50 =3D <0xc>; + ti,otap-del-sel-ddr50 =3D <0x9>; + ti,otap-del-sel-sdr104 =3D <0x6>; + ti,itap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-sd-hs =3D <0x0>; + ti,itap-del-sel-sdr12 =3D <0x0>; + ti,itap-del-sel-sdr25 =3D <0x0>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 95a0146279b1..8c73587b0b62 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -424,7 +424,6 @@ &sdhci1 { pinctrl-0 =3D <&main_mmc1_pins_default>; ti,driver-strength-ohm =3D <50>; disable-wp; - no-1-8-v; bootph-all; }; =20 --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A1FA12F5A8; Tue, 13 Feb 2024 00:24:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; cv=none; b=qkU9Lyu1qpVLElIeueXpT7v1Z9IFVHie7mkV/x/Ghjctg1fjJIwjac7Gm1eZu9hxhz9REtmOfb0X1EqvUDdxSruHOsh2NnsN6GEIN1i9AY/gdBcfswqC75StxiyAaeqP4CCsZ3OLA5ajV0CbK0bCnXdrdERPIlIaNyh1aJq5OEc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783872; c=relaxed/simple; bh=06XWRql+NkembSpTkC3M738xhnqzaa0gATrjrtg5/JY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=nHMbV/UlCoCiK+93UznzM+hioutcM0dAfJbN+Va7OgKbU+5qNQdcJHmwC1UDrwE8UBoRDwfV+5F+1RBgEw/mNW05MjxzBvFU17gV04ABfBBMmGFk7fCpWG9Ao3L21t6OECrPtClwp28PY2DsrhZCxVkjsf8IeESHltRNnAn/N/s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=uH6dKabS; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="uH6dKabS" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHWs088685; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=a0PF0ZQsk63/Cguqa1ATWQdHIhjzgvMpvwNDDG9Wc90=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=uH6dKabSC6ub0cO4VEVndkAzMpVgjBpLTIskUNVzTA/MDUUBYKeRfVsNw5Wq6MRb8 7gm6Kpy7of0bXpLy88jqXHOomlnXkTmxYumv9Q7auRpjya8x+GNOixng6jeoXO9j5Z 73lF8Ta8Pq+Smm3yNgV1Ka9CRxL+jwcmP1xBsgRg= Received: from DFLE106.ent.ti.com (dfle106.ent.ti.com [10.64.6.27]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OH4Z031538 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXk119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 6/9] arm64: dts: ti: k3-am6*: Remove DLL properties for soft PHYs Date: Mon, 12 Feb 2024 18:24:13 -0600 Message-ID: <20240213002416.1560357-7-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Remove DLL properties which are not applicable for soft PHYs since these PHYs do not have a DLL to enable. Signed-off-by: Judith Mendez Acked-by: Francesco Dolcini # Verdin AM62 --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 3 --- arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi | 2 -- arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts | 3 --- arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 - arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi | 2 -- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 1 - arch/arm64/boot/dts/ti/k3-am642-evm.dts | 1 - arch/arm64/boot/dts/ti/k3-am642-sk.dts | 1 - 15 files changed, 21 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index fe0cc4a9a501..79ed5cbbbda1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -561,7 +561,6 @@ sdhci0: mmc@fa10000 { assigned-clock-parents =3D <&k3_clks 57 8>; mmc-ddr-1_8v; mmc-hs200-1_8v; - ti,trm-icp =3D <0x2>; bus-width =3D <8>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; @@ -580,7 +579,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -604,7 +602,6 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi b/arch/arm64/b= oot/dts/ti/k3-am62-phycore-som.dtsi index 3372a256c90f..43488cc8bcb1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi @@ -317,7 +317,6 @@ serial_flash: flash@0 { &sdhci0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc0_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; non-removable; status =3D "okay"; diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi b/arch/arm64= /boot/dts/ti/k3-am62-verdin-dahlia.dtsi index bf6d27e70bc4..6c4cec8728e4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-dahlia.dtsi @@ -185,7 +185,6 @@ &ospi0 { =20 /* Verdin SD_1 */ &sdhci1 { - ti,driver-strength-ohm =3D <33>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi b/arch/arm64/bo= ot/dts/ti/k3-am62-verdin-dev.dtsi index 680071688dcb..be62648e7818 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-dev.dtsi @@ -206,7 +206,6 @@ &ospi0 { =20 /* Verdin SD_1 */ &sdhci1 { - ti,driver-strength-ohm =3D <33>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi b/arch/arm64/b= oot/dts/ti/k3-am62-verdin-wifi.dtsi index a6808b10c7b2..4768ef42c4fc 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin-wifi.dtsi @@ -26,7 +26,6 @@ &sdhci2 { mmc-pwrseq =3D <&wifi_pwrseq>; non-removable; ti,fails-without-test-cd; - ti,driver-strength-ohm =3D <50>; vmmc-supply =3D <®_3v3>; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi b/arch/arm64/boot/d= ts/ti/k3-am62-verdin.dtsi index 6a06724b6d16..d68310444bcb 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-verdin.dtsi @@ -1407,7 +1407,6 @@ &sdhci0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_sdhci0>; non-removable; - ti,driver-strength-ohm =3D <50>; status =3D "okay"; }; =20 @@ -1416,7 +1415,6 @@ &sdhci1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_sdhci1>; disable-wp; - ti,driver-strength-ohm =3D <50>; vmmc-supply =3D <®_sdhc1_vmmc>; vqmmc-supply =3D <®_sdhc1_vqmmc>; status =3D "disabled"; diff --git a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts b/arch/arm64/bo= ot/dts/ti/k3-am625-beagleplay.dts index 3b4246ce49de..bb6a5837bcb3 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts @@ -819,7 +819,6 @@ &sdhci0 { bootph-all; pinctrl-names =3D "default"; pinctrl-0 =3D <&emmc_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; status =3D "okay"; }; @@ -832,7 +831,6 @@ &sdhci1 { =20 vmmc-supply =3D <&vdd_3v3_sd>; vqmmc-supply =3D <&vdd_sd_dv>; - ti,driver-strength-ohm =3D <50>; disable-wp; cd-gpios =3D <&main_gpio1 48 GPIO_ACTIVE_LOW>; cd-debounce-delay-ms =3D <100>; @@ -849,7 +847,6 @@ &sdhci2 { ti,fails-without-test-cd; cap-power-off-card; keep-power-in-suspend; - ti,driver-strength-ohm =3D <50>; assigned-clocks =3D <&k3_clks 157 158>; assigned-clock-parents =3D <&k3_clks 157 160>; #address-cells =3D <1>; diff --git a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts b/arch/a= rm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts index 5c31f0453def..a83a90497857 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts @@ -334,7 +334,6 @@ &sdhci1 { vqmmc-supply =3D <&vddshv5_sdio>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; no-1-8-v; status =3D "okay"; diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index 6806288ec227..f283777d54b4 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,7 +561,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index c99b2e90f76d..f241637a5642 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -582,7 +582,6 @@ &sdhci1 { vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 8c73587b0b62..5c9b73726ebd 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -422,7 +422,6 @@ &sdhci1 { vqmmc-supply =3D <&vddshv_sdio>; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; bootph-all; }; diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi b/arch/arm64/bo= ot/dts/ti/k3-am62x-sk-common.dtsi index 6dd496cd459a..3c45782ab2b7 100644 --- a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi @@ -411,7 +411,6 @@ &sdhci0 { status =3D "okay"; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc0_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 @@ -421,7 +420,6 @@ &sdhci1 { status =3D "okay"; pinctrl-names =3D "default"; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index 9bfa0a969bfc..a29847735c6e 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -646,7 +646,6 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; - ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index 5c546ae76d3e..f308076d608a 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -508,7 +508,6 @@ &sdhci1 { pinctrl-names =3D "default"; bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/t= i/k3-am642-sk.dts index cce04e188ff6..b286eaa02ada 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -471,7 +471,6 @@ &sdhci1 { pinctrl-names =3D "default"; bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; - ti,driver-strength-ohm =3D <50>; disable-wp; }; =20 --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CFE11353EF; Tue, 13 Feb 2024 00:24:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783880; cv=none; b=fgT8Y6ZiGTtsAmueppT41fC0Kd7xFeqtmqBfFzO+2Rs8gpZ0AEhDNGKbDT1ar1sLqN8xnu4e7ViKLkFmuC7TswiQHAHIYBbZfwa9u4lZsuyRHbdWfG+xmVad12esvufOPrlTpyjIJQ2JfQ0hiHk241/A9TATlEhT7UzDwecuVSI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783880; c=relaxed/simple; bh=idvn3pjyxa/N57a+UnjQodXQS7KsV3M5a3R6gPthrr0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=K2lurEkpK7wL/E/SQipA0iXT3dN28APwHFP86yssu37Hjm1bJ2tnTYZ/xVLblgO7sLDe8m9lkv2qx8uOhf+Q/dDI+3If2EII55GLbFU05v9RNcU76Klm7lYIWLpDbqhmy55NLX4oFjKaKNAiBqz4GaDeNH3OTsZc5OgSReLUyB8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=zC4GF31Y; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="zC4GF31Y" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHQS088679; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=LilwvBYyIfugN4/wYl1HmDbFlnjpxAnRYwYlrg1Efzo=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=zC4GF31YsZd/aoAqydaMqj+UjkQwWkExPPKFay/XTQlbdYRvmelFnVNkyfafWFH5G 7+PBqkI3wnAGVB4zveIHczGmlq3VOT3dp5Ifu7YlZuXvMFrmLlDqWW63EMvtjJOCsR FLNjNFjlpdq1Orkk5AKf5fU92o39sHrx+ENt66uE= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHrM031537 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:16 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:17 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXl119810; Mon, 12 Feb 2024 18:24:16 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 7/9] arm64: dts: ti: k3-am6*: Fix ti,clkbuf-sel property in MMC nodes Date: Mon, 12 Feb 2024 18:24:14 -0600 Message-ID: <20240213002416.1560357-8-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Move ti,clkbuf-sel property above the OTAP/ITAP delay values. While there is no error with where it is currently at, it is easier to read the MMC node if ti,clkbuf-sel is located above the OTAP/ITAP delay values consistently across MMC nodes. Add missing ti,clkbuf-sel for MMC0 in k3-am64-main. Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 4 ++-- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 3 ++- 3 files changed, 5 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index 79ed5cbbbda1..410b390ce5d5 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -579,6 +579,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -590,7 +591,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x1>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - ti,clkbuf-sel =3D <0x7>; bus-width =3D <4>; status =3D "disabled"; }; @@ -602,6 +602,7 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0x0>; @@ -613,7 +614,6 @@ sdhci2: mmc@fa20000 { ti,itap-del-sel-sd-hs =3D <0xa>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index f283777d54b4..ddb76cd66f88 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,6 +561,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; @@ -572,7 +573,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - ti,clkbuf-sel =3D <0x7>; bus-width =3D <4>; no-1-8-v; status =3D "disabled"; diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index a29847735c6e..bea05be7cb48 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -628,6 +628,7 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; mmc-ddr-1_8v; mmc-hs200-1_8v; + ti,clkbuf-sel =3D <0x7>; ti,trm-icp =3D <0x2>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-mmc-hs =3D <0x0>; @@ -646,6 +647,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; + ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; ti,otap-del-sel-sdr12 =3D <0xf>; @@ -657,7 +659,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - ti,clkbuf-sel =3D <0x7>; status =3D "disabled"; }; =20 --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC5F2130E4B; Tue, 13 Feb 2024 00:24:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; cv=none; b=TA15udiiJFjh1yVD2ThJq6tI9b49YRpfNkKiWRJZX5wVkNiIz8cubilBMRCHZaNKyHTwHo0nOEv7aqM2vTJZlFaCStscl4GylWFyu1z5jWKURtH6kcDl1eS0PvyGuFi5woJpjRJey1eVolI/q2npRfQio1QkTsv5fJZtUOPDz2A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783876; c=relaxed/simple; bh=nDXzUoWI6HydVGvZzvT5I/307J/pqVcb15PihDGPVyo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LBXU3a9Gt97rCJ+SmSBy8IOB3rVvvAcitT5ktjhgdJpM0TyG3FE/i+cxtxIZv2/pBHxE1TFYvnUD/GUqehbdxCEPx+GOTmc+YksHp/JBsHtpGJc0Kgl2+8K4VbYnFe1QscCIQleqmp3pnF2ZVNqum09qrxmokAtSx7I6esZp+Kw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=cGv78IQd; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="cGv78IQd" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHQi003295; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=Kr1g0FGgAoLlJ+ly9sKHSOXo5U921rwPOiok8ffJqXM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=cGv78IQd3oMm6656cg4SRnHIqCpFwVmYkSt9kV5QkNTTeCuUOKFyFxPWTKvWgfb7Q bUBdwAkOknCNxnlnLFV+byFZOYVQsww2Z2omQ7ntNoCw8OIj8OSjzf6Iq36xrKLQC5 Mj/bSjS6/ukKOMrpR6CJB30wtHFljCk9+epvbdoI= Received: from DLEE100.ent.ti.com (dlee100.ent.ti.com [157.170.170.30]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHbM031108 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:17 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:17 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXm119810; Mon, 12 Feb 2024 18:24:17 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 8/9] arm64: dts: ti: k3-am6*: Fix bus-width property in MMC nodes Date: Mon, 12 Feb 2024 18:24:15 -0600 Message-ID: <20240213002416.1560357-9-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Move bus-width property to *main.dtsi, above the OTAP/ITAP delay values. While there is no error with where it is currently at, it is easier to read the MMC node if the bus-width property is located above the OTAP/ITAP delay values consistently across MMC nodes. Add missing bus-width for MMC2 in k3-am62-main. Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 5 +++-- arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts | 1 - arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 2 ++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 2 -- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 1 - 6 files changed, 6 insertions(+), 7 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am62-main.dtsi index 410b390ce5d5..55420eb1c620 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -559,9 +559,9 @@ sdhci0: mmc@fa10000 { clock-names =3D "clk_ahb", "clk_xin"; assigned-clocks =3D <&k3_clks 57 6>; assigned-clock-parents =3D <&k3_clks 57 8>; + bus-width =3D <8>; mmc-ddr-1_8v; mmc-hs200-1_8v; - bus-width =3D <8>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-mmc-hs =3D <0x0>; @@ -579,6 +579,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; @@ -591,7 +592,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x1>; ti,itap-del-sel-sdr12 =3D <0xa>; ti,itap-del-sel-sdr25 =3D <0x1>; - bus-width =3D <4>; status =3D "disabled"; }; =20 @@ -602,6 +602,7 @@ sdhci2: mmc@fa20000 { power-domains =3D <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 184 5>, <&k3_clks 184 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x8>; ti,otap-del-sel-sd-hs =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts b/arch/arm64/bo= ot/dts/ti/k3-am625-beagleplay.dts index bb6a5837bcb3..a34e0df2ab86 100644 --- a/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts +++ b/arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts @@ -842,7 +842,6 @@ &sdhci2 { vmmc-supply =3D <&wlan_en>; pinctrl-names =3D "default"; pinctrl-0 =3D <&wifi_pins_default>, <&wifi_32k_clk>; - bus-width =3D <4>; non-removable; ti,fails-without-test-cd; cap-power-off-card; diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62a-main.dtsi index ddb76cd66f88..253c1857eedf 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -561,6 +561,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 5>, <&k3_clks 58 6>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; @@ -573,7 +574,6 @@ sdhci1: mmc@fa00000 { ti,itap-del-sel-sd-hs =3D <0x0>; ti,itap-del-sel-sdr12 =3D <0x0>; ti,itap-del-sel-sdr25 =3D <0x0>; - bus-width =3D <4>; no-1-8-v; status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index bea05be7cb48..bc9c9ff993e6 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -626,6 +626,7 @@ sdhci0: mmc@fa10000 { power-domains =3D <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 57 0>, <&k3_clks 57 1>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <8>; mmc-ddr-1_8v; mmc-hs200-1_8v; ti,clkbuf-sel =3D <0x7>; @@ -647,6 +648,7 @@ sdhci1: mmc@fa00000 { power-domains =3D <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; clocks =3D <&k3_clks 58 3>, <&k3_clks 58 4>; clock-names =3D "clk_ahb", "clk_xin"; + bus-width =3D <4>; ti,clkbuf-sel =3D <0x7>; ti,otap-del-sel-legacy =3D <0x0>; ti,otap-del-sel-sd-hs =3D <0x0>; diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index f308076d608a..83f2b00726b5 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -494,7 +494,6 @@ eeprom@0 { /* eMMC */ &sdhci0 { status =3D "okay"; - bus-width =3D <8>; non-removable; ti,driver-strength-ohm =3D <50>; disable-wp; @@ -506,7 +505,6 @@ &sdhci1 { status =3D "okay"; vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; - bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; disable-wp; }; diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/t= i/k3-am642-sk.dts index b286eaa02ada..67cd41bf806e 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -469,7 +469,6 @@ &sdhci1 { status =3D "okay"; vmmc-supply =3D <&vdd_mmc1>; pinctrl-names =3D "default"; - bus-width =3D <4>; pinctrl-0 =3D <&main_mmc1_pins_default>; disable-wp; }; --=20 2.43.0 From nobody Sat Sep 7 23:23:08 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4786912F5A0; Tue, 13 Feb 2024 00:24:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783871; cv=none; b=DVAm5oGZM9/SrVtIcwbfWttF29Y6FQ5DAGozVjSOy+/bsxjOB2jSyRmkronikyqYC80PgsoYjGus2wkVTp7frZoFHdX49Y9qXK+97QgnFA5pOr5rgL8ggd7+wX5KAGXPNo9Te8UMJMMVldSoCp0LaHtn+dgZUemaI2mww0qOjM4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707783871; c=relaxed/simple; bh=ZMqDia8JotT9F5PIZSI1O5xI4+hHoPXjcu+VB7BmxSQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=h6mYMO9wSJGbTiuuwY7NWFnVXRhR3uQupd9MVU9a34FWTbap+FLeGFjICoZKpRHILN/gY22xG+bAdI2aZr/TTSAZnZYHD/1/5PKgZUCdqegAAnti42XeOD4gIlQghug03AtgJIDieGtflGOpcjEvWEm4cf8YxkJR8nn4ayKaHOk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=ZHz8xFRu; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="ZHz8xFRu" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OHow088693; Mon, 12 Feb 2024 18:24:17 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707783857; bh=ISgCWvi6W/npNIsqMNqSDgvefllVUiLe735Dq+yayF8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=ZHz8xFRumRgWUk+ZefA0byUgrnaRDsi71MYOXB2WwwvmPQsOji83f3vv/Qo5OId3l kiDk/JboijsZXB9CE05DdNEa/gGwf/7zJt4eCyGbBFZ11MLfe9nj45FPJKpM3h50rg KcXesyCX7k6+zmEq83f9y8Q21/3AY0ns+OzX/L40= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41D0OHle022920 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 12 Feb 2024 18:24:17 -0600 Received: from DLEE101.ent.ti.com (157.170.170.31) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 12 Feb 2024 18:24:17 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 12 Feb 2024 18:24:16 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41D0OGXn119810; Mon, 12 Feb 2024 18:24:17 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , , Wadim Egorov , Francesco Dolcini Subject: [PATCH v2 9/9] arm64: dts: ti: k3-am6*: Add bootph-all property in MMC node Date: Mon, 12 Feb 2024 18:24:16 -0600 Message-ID: <20240213002416.1560357-10-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213002416.1560357-1-jm@ti.com> References: <20240213002416.1560357-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Content-Type: text/plain; charset="utf-8" Add missing bootph-all property for AM62p MMC0 and AM64x MMC0 nodes. Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 1 + arch/arm64/boot/dts/ti/k3-am642-evm.dts | 1 + 2 files changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 5c9b73726ebd..e86f34e835c1 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -413,6 +413,7 @@ &sdhci0 { status =3D "okay"; ti,driver-strength-ohm =3D <50>; disable-wp; + bootph-all; }; =20 &sdhci1 { diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/= ti/k3-am642-evm.dts index 83f2b00726b5..fcadfb7a353c 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts @@ -497,6 +497,7 @@ &sdhci0 { non-removable; ti,driver-strength-ohm =3D <50>; disable-wp; + bootph-all; }; =20 /* SD/MMC */ --=20 2.43.0