From nobody Mon Sep 16 19:19:47 2024 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 565D94F8A3 for ; Mon, 12 Feb 2024 23:36:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707780995; cv=none; b=IWFvN+eH+1a4oHGYNE4yC3tSu0Nx7CJcJ3M+CGBN9x1Ktxs5guTur56fanoHIyp/2X3xiLIYsaGRcmkAXw5S92vL9+xGROT9P1hMg6dPBL9hBtS20mFuPQavJ86DeqB3h9oYKfxaM0sRmOUECxaZAi/KHSe0xcA/TYujjI9HRx0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707780995; c=relaxed/simple; bh=23qauOezLdGd/qvi+eoGfAUmo21GdLnF/O1XuhUSBhA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CdHwGeeKc/7lMkx5cNwojTuL9j48SP6fJU+EuNk7xSPCShKhqFvzp07VDRZ9Upmb+Aebi4vDfeh0waf3LTeaf5/ue57MLPP8nZTLz0Xt6cwIzOHJFPh1C8ZK1mWoBSrQ+9H++hsH2sFHHa+YPEJnbFftku3WwG0xUmMjwnqnfuw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=tf4ChCzx; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="tf4ChCzx" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-1d71cb97937so35724615ad.3 for ; Mon, 12 Feb 2024 15:36:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1707780992; x=1708385792; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Olje9xypbAZ3WrcqD8VBFVJOFseKRGh8fXym/RnF5g8=; b=tf4ChCzx/Hj+RYsN6Ac80lxqJv3vYBSruRXqTZk1FxjhH4uAwbk3vEOmYcUrVNBiV+ CX+emMhJMtE4DWMVm1q3InjvIYO06AHPco8+E9evzXat++4qDL1DL17qqU9gyb/kfWpO jr6jl1AC4isis+UeI+BHTMOnlzH77HYPJKFefnYtZtYP53y8LAprhU2PCufvDPS4fya0 5HtNINojcz5yqQSsV4GZ4zDMTQjIdHWdlynNv35cC5bxbUKTzgVgsX/G2gMnvaUbO5s6 zN4WKQi0Ltd9zrexwPJB+lHIzt3yUxmtlqbrBez+WvhJtOc9hL9qmz2w9iUCnoJt9ldg jitg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707780992; x=1708385792; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Olje9xypbAZ3WrcqD8VBFVJOFseKRGh8fXym/RnF5g8=; b=f9koifNEgN6/WZ/7ecXmdN9qjESze3K85DDonQBHp/bTOFQyhZjR1H8JAxdvFvE56L e6er6HewOX6Q+pZpM1POdj9jxSUfeSYXXIiHajsR1jIqdLYccVIRI1wX1XnbydBJ8tjP KOSYiePdlFj4P6n65gkRehR0xLlhpMS68utAnkYdy81bA1S6pNnWzDotKnytlWGYiMXt 6tRisawE6h00PpOIkzmkQVAcClFE7xLtlCDl75E0HxKi5M0Xh2nXtUc79cAbmLNyyc1G fRM4+o1Ne92elufFK0fMuXkQRawl2Dh93VMf1lSJW+9X1l1Xdoy+HhYE/fjoGMaeGjfK MvOw== X-Gm-Message-State: AOJu0YxiCh2u8csGXw7exkmWdtV/CTJy84LydVWRxWEVdISM2FFNAvWY Z3f8Kgbo9mmoyniFuRUTtS80qNdgQtXjjCXsPnqqFeVL04LUCNryxej14MlxDnc= X-Google-Smtp-Source: AGHT+IGOdL3DrCigpJSkV5Hyr5gHXGMCKTbmU/aGTha2J+6odxlz/IBG86EKAkZRn2/3Gp0s/00GPw== X-Received: by 2002:a17:903:110f:b0:1d8:a93f:a5b2 with SMTP id n15-20020a170903110f00b001d8a93fa5b2mr8982004plh.12.1707780992600; Mon, 12 Feb 2024 15:36:32 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCX9IHTBBsAU+LBcf9fWTCl49GRnlyxiyibnmfNmj/O7/h+tbt6+9IJmYjNakft2CXqPJE2jvAw7F08375+jC2mD8UEKwPVTypk5fDmJjKI4eySgbBuL41RNQiPmVh/G39Mt/x9gU7kceMUF8weph87jKzxgRSZYh2uoc0/jU3QHfpFOt++Vig/JOI89YyFKpz9KzEiw5gqb52lYt9ZyFN1i9QwIao8p3HsGo7mlb0dGMvYrmwUGIh7WwIBRywBXQ81Dsu7c6/iZGoPu/ACXbxByF8/LQ5BzCqKpUcLiixH9vZw4FNFoWJ0s74FhJty9ej228GQJZAzOn8FA1/UJvVNtlr65vPY33AkHuEDcnKBD5Ygcf073mQheXvc3jmkAooEpSecmNLA= Received: from charlie.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id b5-20020a170902650500b001da153682c5sm888693plk.261.2024.02.12.15.36.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Feb 2024 15:36:32 -0800 (PST) From: Charlie Jenkins Date: Mon, 12 Feb 2024 15:36:26 -0800 Subject: [PATCH v11 1/4] riscv: Remove unnecessary irqflags processor.h include Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240212-fencei-v11-1-e1327f25fe10@rivosinc.com> References: <20240212-fencei-v11-0-e1327f25fe10@rivosinc.com> In-Reply-To: <20240212-fencei-v11-0-e1327f25fe10@rivosinc.com> To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Jonathan Corbet , Conor Dooley , =?utf-8?q?Cl=C3=A9ment_L=C3=A9ger?= , Atish Patra , Randy Dunlap , Alexandre Ghiti Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Charlie Jenkins X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1707780989; l=639; i=charlie@rivosinc.com; s=20231120; h=from:subject:message-id; bh=23qauOezLdGd/qvi+eoGfAUmo21GdLnF/O1XuhUSBhA=; b=3fk1hPn8uk0LHRB8yl3Y0RYndhVQhDbBlNi5Ce1BSrXXKhsMTW4JUlwl8LFpuZbLYzru9RLEH y8tsCF/wTQcAF+CZe6nMI0QqK6iZZlmz8RM55ve7LYSJeVzXo12jwfv X-Developer-Key: i=charlie@rivosinc.com; a=ed25519; pk=t4RSWpMV1q5lf/NWIeR9z58bcje60/dbtxxmoSfBEcs= This include is not used. Remove it to avoid a circular dependency in the next patch in the series. Signed-off-by: Charlie Jenkins Reviewed-by: Samuel Holland --- arch/riscv/include/asm/irqflags.h | 1 - 1 file changed, 1 deletion(-) diff --git a/arch/riscv/include/asm/irqflags.h b/arch/riscv/include/asm/irq= flags.h index 08d4d6a5b7e9..6fd8cbfcfcc7 100644 --- a/arch/riscv/include/asm/irqflags.h +++ b/arch/riscv/include/asm/irqflags.h @@ -7,7 +7,6 @@ #ifndef _ASM_RISCV_IRQFLAGS_H #define _ASM_RISCV_IRQFLAGS_H =20 -#include #include =20 /* read interrupt enabled status */ --=20 2.43.0