From nobody Thu Dec 25 21:27:49 2025 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52A64156C7 for ; Thu, 11 Jan 2024 11:31:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="gbIXx6W7" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-a2c375d2430so92112066b.1 for ; Thu, 11 Jan 2024 03:31:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704972710; x=1705577510; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oZHp7o9P6sSCcRzfgnf9GmPoPPKRvORDv/jTzo46w2U=; b=gbIXx6W7S/N0t8IgPrgWTU5rPsQ0SBBg0JZwhs/Y9U/xk7Dd64l/FK8wTdLBKjoykH HcjiezGmJV9RtHCidATTCCWFhc9k4sSo/3seTzbKEU0oxfdxX3ZlQ2HQaWUvYxWclOPq O3p8+XHkU3EmhBeWlMBlZ+/KC/IFAN23saNvA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704972710; x=1705577510; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oZHp7o9P6sSCcRzfgnf9GmPoPPKRvORDv/jTzo46w2U=; b=MiU6Q5wjunMZRMeXFsnTkmcuqMj8g85Z4+B5nWy2SRvxqd11Euu2RETY+2Hg5CF+hC HeDnYXA3cNezgaTBFtWXlBA7RJ4Wk7xPEn8X1Xkb7qcLIrmExnE089CdqZcbTQevGBeM 6mX5usWA9rPKryvQe8s30NmC6GbU0iY7eOw7HKi7qcllpmuq1I4kPeENo2N18pk17scJ VW/qRbiQ57YOeFRvehLZh9/9B7AdsWjXZLt3NFpiDFTTnAlS5jda6nDCMcMu+6IqfJuO wV3ViFBKxXqpj51Huh0SBvGFIez8dQQ+MRggiJluHvODdqQlhiXpkDPLIWJubVScaRax uN8Q== X-Gm-Message-State: AOJu0YzPdQdRQikhpcBPLsEwLi1tq6UbQXMTWElYjufRHRwaHbyZNVXQ muTh7WjuTMGDvmN2s22rXNsO/Oi5+13foQ/Pj4askSECfYc= X-Google-Smtp-Source: AGHT+IHFMFWEo7pT42k2eRPY1duLfQ7lK+uV5su4JJVao6pzorXAy5DdRBaekzjail/qo7w7w92U5g== X-Received: by 2002:a17:906:3412:b0:a23:6c99:403a with SMTP id c18-20020a170906341200b00a236c99403amr522992ejb.124.1704972710157; Thu, 11 Jan 2024 03:31:50 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it ([95.236.91.90]) by smtp.gmail.com with ESMTPSA id n3-20020a170906688300b00a26aa734349sm461565ejr.39.2024.01.11.03.31.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jan 2024 03:31:49 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , linux-amarula@amarulasolutions.com, Lee Jones , Raphael Gallais-Pou , Dario Binacchi , Conor Dooley , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 1/5] dt-bindings: mfd: stm32f7: Add binding definition for DSI Date: Thu, 11 Jan 2024 12:31:38 +0100 Message-ID: <20240111113146.16011-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> References: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add binding definition for MIPI DSI Host controller. Signed-off-by: Dario Binacchi Acked-by: Conor Dooley Acked-by: Lee Jones Reviewed-by: Raphael Gallais-Pou --- (no changes since v2) Changes in v2: - Add Acked-by tag of Conor Dooley include/dt-bindings/mfd/stm32f7-rcc.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/dt-bindings/mfd/stm32f7-rcc.h b/include/dt-bindings/mf= d/stm32f7-rcc.h index 8d73a9c51e2b..a4e4f9271395 100644 --- a/include/dt-bindings/mfd/stm32f7-rcc.h +++ b/include/dt-bindings/mfd/stm32f7-rcc.h @@ -108,6 +108,7 @@ #define STM32F7_RCC_APB2_SAI1 22 #define STM32F7_RCC_APB2_SAI2 23 #define STM32F7_RCC_APB2_LTDC 26 +#define STM32F7_RCC_APB2_DSI 27 =20 #define STM32F7_APB2_RESET(bit) (STM32F7_RCC_APB2_##bit + (0x24 * 8)) #define STM32F7_APB2_CLOCK(bit) (STM32F7_RCC_APB2_##bit + 0xA0) --=20 2.43.0 From nobody Thu Dec 25 21:27:49 2025 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80B6B1549E for ; Thu, 11 Jan 2024 11:31:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="JVwFCSsl" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-a2814fa68eeso433130666b.1 for ; Thu, 11 Jan 2024 03:31:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704972711; x=1705577511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mmQnQzOW0HVCglZmRdERbSkiK/7LfpA/GFNr/QR6hMQ=; b=JVwFCSslN21uiI7WWioV2gT2cHvhLD6YZaxB2dyqeUE99eoFwPOt1uLSSG6qXmr1lh EEMSeXEME98CgCL5Wxk4LsvoI3cc7M/xe2EB0O8DnbVw0x0bn00RRTt596J1N81qYOaM LPl12SN7+zwDxrz+RGcPZNA3Vm5sw60wUPdkc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704972711; x=1705577511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mmQnQzOW0HVCglZmRdERbSkiK/7LfpA/GFNr/QR6hMQ=; b=rweYSZKqngkzuRy/9koTsJpQpItX4r2rAYmdDbx5sDV2RIY12vJqbSKwVi3TsEOuCD PnKZz7YNf5pbF2WyEtcq+bkR1IEDVXYeXAUI8zkBjOpbcw1auXRiEt5DI/suJCGF9IVt kTo9fIAU8UpnxXRzMokPObEw51mjP0zc1Oyt/M8SIlYURw7aW9MPik3bUOx91T+C96eA RNinHq5OeT3Jo7suO/D9pwse4SiJDzXXaAsL4CtD2Rx+5ykSC1Bf351siPtJpDZTadrQ Lsgcg1NrKqnh62zTEvdi4VxDVxsBXMB+CQQeFY/P3Uu/LMBm5qsF9Q4tYnSWCBp3pQWi YdbQ== X-Gm-Message-State: AOJu0YwSDQEX1fuv6RGD9jg+FpqAazTaAr+SokJY07NMqskHu2za8lzb lDmM5bt9WJvlQagChA1L8Gq5CRvSgFx1ERZ/iRa4n67dl4M= X-Google-Smtp-Source: AGHT+IEwxxzXPLLv1VEdqxREzklSYppd5lbaTbwUT+50TBaJimhy6pmMsMZswLS5MIwZB1OhpMORJw== X-Received: by 2002:a17:906:a015:b0:a29:906e:b8fa with SMTP id p21-20020a170906a01500b00a29906eb8famr714066ejy.1.1704972711523; Thu, 11 Jan 2024 03:31:51 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it ([95.236.91.90]) by smtp.gmail.com with ESMTPSA id n3-20020a170906688300b00a26aa734349sm461565ejr.39.2024.01.11.03.31.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jan 2024 03:31:51 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , linux-amarula@amarulasolutions.com, Lee Jones , Raphael Gallais-Pou , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 2/5] ARM: dts: stm32: add DSI support on stm32f769 Date: Thu, 11 Jan 2024 12:31:39 +0100 Message-ID: <20240111113146.16011-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> References: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for MIPI DSI Host controller. Since MIPI DSI is not available on stm32f746, the patch adds the "stm32f769.dtsi" file containing the dsi node inside. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/st/stm32f769.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) create mode 100644 arch/arm/boot/dts/st/stm32f769.dtsi diff --git a/arch/arm/boot/dts/st/stm32f769.dtsi b/arch/arm/boot/dts/st/stm= 32f769.dtsi new file mode 100644 index 000000000000..e09184f7079c --- /dev/null +++ b/arch/arm/boot/dts/st/stm32f769.dtsi @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Dario Binacchi + */ + +#include "stm32f746.dtsi" + +/ { + soc { + dsi: dsi@40016c00 { + compatible =3D "st,stm32-dsi"; + reg =3D <0x40016c00 0x800>; + interrupts =3D <98>; + clocks =3D <&rcc 1 CLK_F769_DSI>, <&clk_hse>; + clock-names =3D "pclk", "ref"; + resets =3D <&rcc STM32F7_APB2_RESET(DSI)>; + reset-names =3D "apb"; + status =3D "disabled"; + }; + }; +}; --=20 2.43.0 From nobody Thu Dec 25 21:27:49 2025 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 298F8156DC for ; Thu, 11 Jan 2024 11:31:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="OI0SQwan" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-a28cc85e6b5so616434666b.1 for ; Thu, 11 Jan 2024 03:31:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704972713; x=1705577513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/mPDNXnb7QOonc0RYCjpM23Kv+HuP4dW7ug+KwP2qeg=; b=OI0SQwanLqoOSTrjyv4IymkKIDsdmNla1Dka8MEikwVAGKbeDi2sC20IzPHsXubfQ+ e+eWOq+0cfTnig0UinxBjt0L7LpmMTxWo94p4UK5eU+R1KWAWEBRsp7KudYNx/GxY4F5 EOOHL+Pj+sH5xAqLox4y8skfwxXIvYGfFv+hI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704972713; x=1705577513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/mPDNXnb7QOonc0RYCjpM23Kv+HuP4dW7ug+KwP2qeg=; b=S4Ad8Pi4etQwMHmgYgAOj4jll8TKLY7GXivo9nOFgEgqOzn8qZJ6tv7ACP0Tjk5ddY XLP/LFSZXPj4GWgLjaXMVdKyZpqDVVxcVfm7YZvr+qmerbf0WuOrRP1QZ8a8dcnwU9u8 iK97JV2zDu3/YHMzDEBzWEEWhhrgRXppFchVYMlGU9uwD5drEX38EIrjC/E3+4VR3IZW tAM9wLDMGRM99z5jvqvqAxDKdKlbaQBnu+jLppWLvSLxZM5veln0cQoH6CCrrtgA7bSg 57mPoPk/NPPBAKNCXin24nTNrjr7cQ5KQHkoF1HRkwHF+KGznfJpJFCfeMbBW5b73M5m l+Ig== X-Gm-Message-State: AOJu0YzTNEMAjCIXMWiQQ9LZnUZTlYa3P+tORMcoVAR+VEBfu4mVOzna gQ8/JVW703NDqndkyR+1HzDUQ67mvq1CD0aTr7272XPQQrc= X-Google-Smtp-Source: AGHT+IExgDhzuDeqxGjDmiwpb99n3nqj96gSn6Epubdzjzg5wCarqnkfHfFoLElqeJtGHC8ONWe9+A== X-Received: by 2002:a17:906:b819:b0:a2b:d12c:ee41 with SMTP id dv25-20020a170906b81900b00a2bd12cee41mr360284ejb.165.1704972713093; Thu, 11 Jan 2024 03:31:53 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it ([95.236.91.90]) by smtp.gmail.com with ESMTPSA id n3-20020a170906688300b00a26aa734349sm461565ejr.39.2024.01.11.03.31.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jan 2024 03:31:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , linux-amarula@amarulasolutions.com, Lee Jones , Raphael Gallais-Pou , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 3/5] ARM: dts: stm32: rename mmc_vcard to vcc-3v3 on stm32f769-disco Date: Thu, 11 Jan 2024 12:31:40 +0100 Message-ID: <20240111113146.16011-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> References: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" In the schematics of document UM2033, the power supply for the micro SD card is the same 3v3 voltage that is used to power other devices on the board. By generalizing the name of the voltage regulator, it can be referenced by other nodes in the device tree without creating misunderstandings. This patch is preparatory for future developments. Signed-off-by: Dario Binacchi Reviewed-by: Raphael Gallais-Pou --- (no changes since v1) arch/arm/boot/dts/st/stm32f769-disco.dts | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 5d12ae25b327..8632bd866272 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -92,9 +92,9 @@ usbotg_hs_phy: usb-phy { clock-names =3D "main_clk"; }; =20 - mmc_vcard: mmc_vcard { + vcc_3v3: vcc_3v3 { compatible =3D "regulator-fixed"; - regulator-name =3D "mmc_vcard"; + regulator-name =3D "vcc_3v3"; regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; }; @@ -128,7 +128,7 @@ &rtc { =20 &sdio2 { status =3D "okay"; - vmmc-supply =3D <&mmc_vcard>; + vmmc-supply =3D <&vcc_3v3>; cd-gpios =3D <&gpioi 15 GPIO_ACTIVE_LOW>; broken-cd; pinctrl-names =3D "default", "opendrain", "sleep"; --=20 2.43.0 From nobody Thu Dec 25 21:27:49 2025 Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com [209.85.208.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27A7F156F6 for ; Thu, 11 Jan 2024 11:31:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="iLwTfnGk" Received: by mail-ed1-f47.google.com with SMTP id 4fb4d7f45d1cf-558ad44adceso270879a12.3 for ; Thu, 11 Jan 2024 03:31:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704972714; x=1705577514; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=c6lTYGwOZkH/q3mVT10Wfxgf2APvMbHICMTqCuHaYlQ=; b=iLwTfnGkBvAl9KnVlRdICwtGpitcE0DraW3PxhdX1fEIe0z6sqpo80G2kuatUbOw6p YmFGBqFOWs/1d2y1gbMJOodgcyyARLlYbHDwtC8fCZWeZ9kACog52u3oRaBQ5Ch6Gjol MPQKj5OhkD1cEL0BtfEiPoI/MGADIqNjqkfkA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704972714; x=1705577514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=c6lTYGwOZkH/q3mVT10Wfxgf2APvMbHICMTqCuHaYlQ=; b=OmuJwgxp6IeGsNmRo54ygftHT0E51aBgCl2ahz1gGV2Vybz/npCasoPKfGyeOS/7v3 ZLoXhkce9jsGr53ANPreSjTiArT/WIqk0qGJ5V5t70N5WQimA1T/t82BXWVWEo1nmnrV hjHDts36mQIuFzk8SiUSnqa580eS5ztcCpMMXib49/mVOQrqYIiik4JjKVhnOxKK8LVu OkNjdOi/vcKBvHZSHoC3yFGMLfXz830WKY6FHt9pV8urEH4GdiLWKCApj4RR3dAcvRF8 YO+s/uKlkjAnCvhGA8g1hpfw7KSfK4UxTRPu+IYOZs9XSCif3yuYYR+L27OGYpaUf28E y2oQ== X-Gm-Message-State: AOJu0Yx22ocWNeJ6dEQkJ5HbxVmSDMsuJ+JLYt6SvFG9g09TDxPn1pHh cksZwXFoKVlrzNN31ZBS5/wDrvpPkbgcsfXVfywgI/V+Ru4= X-Google-Smtp-Source: AGHT+IF0DpoYHYXEoScO/CSbatKIN7cF+5QW5LJEMFj2xsjHo2rTCgfGth1Nm0dpz2UoZZhsTt6FrQ== X-Received: by 2002:a17:906:ef08:b0:a28:ac5d:ffe with SMTP id f8-20020a170906ef0800b00a28ac5d0ffemr571895ejs.122.1704972714313; Thu, 11 Jan 2024 03:31:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it ([95.236.91.90]) by smtp.gmail.com with ESMTPSA id n3-20020a170906688300b00a26aa734349sm461565ejr.39.2024.01.11.03.31.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jan 2024 03:31:53 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , linux-amarula@amarulasolutions.com, Lee Jones , Raphael Gallais-Pou , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 4/5] ARM: dts: stm32: add display support on stm32f769-disco Date: Thu, 11 Jan 2024 12:31:41 +0100 Message-ID: <20240111113146.16011-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> References: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The patch adds display support on the stm32f769-disco board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/st/stm32f769-disco.dts | 72 +++++++++++++++++++++++- 1 file changed, 71 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 8632bd866272..d1eb5f9c78bf 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -41,7 +41,7 @@ */ =20 /dts-v1/; -#include "stm32f746.dtsi" +#include "stm32f769.dtsi" #include "stm32f769-pinctrl.dtsi" #include #include @@ -60,6 +60,19 @@ memory@c0000000 { reg =3D <0xC0000000 0x1000000>; }; =20 + reserved-memory { + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + linux,dma { + compatible =3D "shared-dma-pool"; + linux,dma-default; + no-map; + size =3D <0x100000>; + }; + }; + aliases { serial0 =3D &usart1; }; @@ -85,6 +98,13 @@ button-0 { }; }; =20 + panel_backlight: panel-backlight { + compatible =3D "gpio-backlight"; + gpios =3D <&gpioi 14 GPIO_ACTIVE_HIGH>; + default-on; + status =3D "okay"; + }; + usbotg_hs_phy: usb-phy { #phy-cells =3D <0>; compatible =3D "usb-nop-xceiv"; @@ -114,6 +134,46 @@ &clk_hse { clock-frequency =3D <25000000>; }; =20 +&dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi_in: endpoint { + remote-endpoint =3D <<dc_out_dsi>; + }; + }; + + port@1 { + reg =3D <1>; + dsi_out: endpoint { + remote-endpoint =3D <&dsi_panel_in>; + }; + }; + }; + + panel0: panel-dsi@0 { + compatible =3D "orisetech,otm8009a"; + reg =3D <0>; /* dsi virtual channel (0..3) */ + reset-gpios =3D <&gpioj 15 GPIO_ACTIVE_LOW>; + power-supply =3D <&vcc_3v3>; + backlight =3D <&panel_backlight>; + status =3D "okay"; + + port { + dsi_panel_in: endpoint { + remote-endpoint =3D <&dsi_out>; + }; + }; + }; +}; + &i2c1 { pinctrl-0 =3D <&i2c1_pins_b>; pinctrl-names =3D "default"; @@ -122,6 +182,16 @@ &i2c1 { status =3D "okay"; }; =20 +<dc { + status =3D "okay"; + + port { + ltdc_out_dsi: endpoint@0 { + remote-endpoint =3D <&dsi_in>; + }; + }; +}; + &rtc { status =3D "okay"; }; --=20 2.43.0 From nobody Thu Dec 25 21:27:49 2025 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4CBC15ADC for ; Thu, 11 Jan 2024 11:31:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="mrUQgv6B" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-a2bdc3a3c84so174515166b.0 for ; Thu, 11 Jan 2024 03:31:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704972716; x=1705577516; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zvVluqQ8n3x0cWnOxUoJf6RrQeS6AmoXEcCmoWMSVKA=; b=mrUQgv6BUSw5L1/TXHBvUcfSMiXjjm1SCtksj3ej6+TVyatup3VAGNCQwMCXfkWPFC RO/K2OTPK1UQCdWHk23BEWIjRF4ejvGjJ2YTwL2c2NPiyhmlxllzz+g0ZYGPiS9SkRvd McLc/Vrsd/7/nNuom4inunYVBppxWlzhwRSAE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704972716; x=1705577516; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zvVluqQ8n3x0cWnOxUoJf6RrQeS6AmoXEcCmoWMSVKA=; b=pYc4nBvizKczIgiIBTxXPYd7LTS0vb0f7GhHpXLh1OD/AcuvpkdfFRAZB02xQJrQtv mXoxtZem5Mg02V0YVIuf9UKvKu7Fg7gYfqZV5X7uJrBJw+7M7d/+0wOPZI//FZ2iXlas d8qZyBHO3Q011uj3pYmyE6hs3MLl8VxggCXk62w+DaXrGdJnDvmC/xOC2U7w2wQME5LX nfc4lzjuCb7kp+GTlhgQ45S3clQmQqfLpsEq6mzO6hRUNM35cRKLysKjrD/izH1kV7Ud qKCG/0MQsWin3w5jyyhV4d/jD+twy0Qf/4LD919B+V+uCI7fMIrfBOqKOy8sCO7U0cvp +u4Q== X-Gm-Message-State: AOJu0Yy7XewqW6S68uW83J2aF0nxVbtzl/wsuzgXmdcXqQKWgmmD41rT ULuMwdS6wwMaL+pIJeeAIGCD6Q+ALT/2mA7Mw9mxe2mnsVs= X-Google-Smtp-Source: AGHT+IEGQa8IHSFWl6jx6+6OQPP7M4+s+7Hu52W0ZBGX7wOvBFTqz3SLkoCt8BwbHSgJJXyviU7bEw== X-Received: by 2002:a17:906:b56:b0:9e3:fbab:e091 with SMTP id v22-20020a1709060b5600b009e3fbabe091mr659241ejg.15.1704972715775; Thu, 11 Jan 2024 03:31:55 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it ([95.236.91.90]) by smtp.gmail.com with ESMTPSA id n3-20020a170906688300b00a26aa734349sm461565ejr.39.2024.01.11.03.31.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jan 2024 03:31:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , linux-amarula@amarulasolutions.com, Lee Jones , Raphael Gallais-Pou , Dario Binacchi , Andre Przywara , Conor Dooley , Geert Uytterhoeven , Krzysztof Kozlowski , =?UTF-8?q?Leonard=20G=C3=B6hrs?= , Linus Walleij , Maxime Coquelin , Michal Simek , Rob Herring , Sean Nyekjaer , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 5/5] ARM: dts: add stm32f769-disco-mb1225-revb03-mb1166-reva09 Date: Thu, 11 Jan 2024 12:31:42 +0100 Message-ID: <20240111113146.16011-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> References: <20240111113146.16011-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" As reported in the section 8.3 (i. e. Board revision history) of document UM2033 (i. e. Discovery kit with STM32F769NI MCU) these are the changes related to the board revisions addressed by the patch: - Board MB1225 revision B-03: - Memory MICRON MT48LC4M32B2B5-6A replaced by ISSI IS42S32400F-6BL - Board MB1166 revision A-09: - LCD FRIDA FRD397B25009-D-CTK replaced by FRIDA FRD400B25025-A-CTK The patch only adds the DTS support for the new display which belongs to to the Novatek NT35510-based panel family. Signed-off-by: Dario Binacchi Reviewed-by: Linus Walleij Reviewed-by: Raphael Gallais-Pou --- Changes in v7: - Replace .dts with .dtb in the Makefile Changes in v6: - Drop patches - [5/8] dt-bindings: nt35510: add compatible for FRIDA FRD400B25025-A-CTK - [7/8] drm/panel: nt35510: move hardwired parameters to configuration - [8/8] drm/panel: nt35510: support FRIDA FRD400B25025-A-CTK because applied by the maintainer Linus Walleij Changes in v5: - Replace GPIOD_ASIS with GPIOD_OUT_HIGH in the call to devm_gpiod_get_opti= onal(). Changes in v2: - Change the status of panel_backlight node to "disabled" - Delete backlight property from panel0 node. - Re-write the patch [8/8] "drm/panel: nt35510: support FRIDA FRD400B25025-= A-CTK" in the same style as the original driver. arch/arm/boot/dts/st/Makefile | 1 + ...2f769-disco-mb1225-revb03-mb1166-reva09.dts | 18 ++++++++++++++++++ 2 files changed, 19 insertions(+) create mode 100644 arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb11= 66-reva09.dts diff --git a/arch/arm/boot/dts/st/Makefile b/arch/arm/boot/dts/st/Makefile index 7892ad69b441..aa5b50d7ac61 100644 --- a/arch/arm/boot/dts/st/Makefile +++ b/arch/arm/boot/dts/st/Makefile @@ -23,6 +23,7 @@ dtb-$(CONFIG_ARCH_STM32) +=3D \ stm32f469-disco.dtb \ stm32f746-disco.dtb \ stm32f769-disco.dtb \ + stm32f769-disco-mb1225-revb03-mb1166-reva09.dtb \ stm32429i-eval.dtb \ stm32746g-eval.dtb \ stm32h743i-eval.dtb \ diff --git a/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva= 09.dts b/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.d= ts new file mode 100644 index 000000000000..014cac192375 --- /dev/null +++ b/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Dario Binacchi + */ + +#include "stm32f769-disco.dts" + +&panel_backlight { + status =3D "disabled"; +}; + +&panel0 { + compatible =3D "frida,frd400b25025", "novatek,nt35510"; + vddi-supply =3D <&vcc_3v3>; + vdd-supply =3D <&vcc_3v3>; + /delete-property/backlight; + /delete-property/power-supply; +}; --=20 2.43.0