From nobody Fri Sep 20 07:02:48 2024 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E39EC4C3C1 for ; Wed, 10 Jan 2024 14:14:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="LrFx8zTW" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-40e5508ecb9so13053115e9.3 for ; Wed, 10 Jan 2024 06:14:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1704896092; x=1705500892; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nuFDvSADQtGDFtauNpgCupae53N/r/mrPBZ1wNJIP/4=; b=LrFx8zTWGqUqT7nGKTJOZWieZBi9kF8nvvVjE98kBx1rQ8LNQFLcA7cSb+NyJrpXEc uDzxMyNHhn6mx/LKb2iFY+nU6n/r24BpzLThHa8HBoQPfAJExFV3yTKV5Kn1kq7Rku7V d5zupqii1NxrN2iPkkED+0lhSMttldpKqDb9IEMa1OWUV/SlXEkE9Hi93J1K6da1+T1v mCR1rMZqfOd6zFwz6tTN7EiWzrjeUKBVkR124QDUuX+UX4SDpddFfSUCI1a8QvK2y4ij q4qeSn0m53Ash0GsmrxybJcgTxfm7Evrn1F11gcEaKEESerlYgoiKkEk+l4VEzrn5Tj6 OVfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704896092; x=1705500892; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nuFDvSADQtGDFtauNpgCupae53N/r/mrPBZ1wNJIP/4=; b=WgtbdpdYVLIqYah4vBrbUVXVoQoORdm6ffmU4lA1qgQFOKO2Fmb+A6LkaOQfrXzSzY d5iLzAoALazC/sOugg255WK5P71OVOF3vHwPDS6LdfsMwmMmxXy0QwnIrCl1Lcqx50Sg 10ZD2mb/XGkwSlP1gjsEQy6Z55qQUvZSRtr0qZrYLMfrrXDd4v85UJ8OL2bF0BR76s1B 0q1NheaVQ2F1zElBDpTSArBKN5W2cQsue/JLdAd4hasqbBAyTElRxHuKjkJeLCniFlh3 K/TPqiBH5OcNfXoMCJP2lTugg92QIjl8Nv06bhi44lsjjFpzgKLHlsENjYT1Ret+dvCE o9gQ== X-Gm-Message-State: AOJu0YwJE905INzaVS6KDYxWXzFJWsmkQgpRuH6HT6nS2LTiIxM7mvgM nLiyJVndlbDxhpX+CMmlgtNcwfqnhV/yMQ== X-Google-Smtp-Source: AGHT+IHZolr5WggqPbXLxR47q9yPpF3T42AXvS0/DfzP512YbRVeysQflzhKSgg+c6y2x25aCBirKw== X-Received: by 2002:a1c:7c02:0:b0:40e:42b5:a19b with SMTP id x2-20020a1c7c02000000b0040e42b5a19bmr668080wmc.154.1704896092186; Wed, 10 Jan 2024 06:14:52 -0800 (PST) Received: from localhost.localdomain ([2a01:e0a:55f:21e0:9e19:4376:dea6:dbfa]) by smtp.gmail.com with ESMTPSA id j17-20020a05600c1c1100b0040c46719966sm2363890wms.25.2024.01.10.06.14.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jan 2024 06:14:51 -0800 (PST) From: Julien Stephan To: Cc: Phi-bang Nguyen , Julien Stephan , Andy Hsieh , AngeloGioacchino Del Regno , Conor Dooley , devicetree@vger.kernel.org, Florian Sylvestre , Krzysztof Kozlowski , Laurent Pinchart , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-media@vger.kernel.org, Louis Kuo , Matthias Brugger , Mauro Carvalho Chehab , Paul Elder , Rob Herring Subject: [PATCH v4 2/5] dt-bindings: media: add mediatek ISP3.0 camsv Date: Wed, 10 Jan 2024 15:14:39 +0100 Message-ID: <20240110141443.364655-3-jstephan@baylibre.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240110141443.364655-1-jstephan@baylibre.com> References: <20240110141443.364655-1-jstephan@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Phi-bang Nguyen This adds the bindings, for the ISP3.0 camsv module embedded in some Mediatek SoC, such as the mt8365 Signed-off-by: Phi-bang Nguyen Signed-off-by: Julien Stephan Link: https://lore.kernel.org/r/20230807094940.329165-4-jstephan@baylibre.c= om --- .../bindings/media/mediatek,mt8365-camsv.yaml | 109 ++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 110 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/mediatek,mt8365= -camsv.yaml diff --git a/Documentation/devicetree/bindings/media/mediatek,mt8365-camsv.= yaml b/Documentation/devicetree/bindings/media/mediatek,mt8365-camsv.yaml new file mode 100644 index 000000000000..097b1ab6bc72 --- /dev/null +++ b/Documentation/devicetree/bindings/media/mediatek,mt8365-camsv.yaml @@ -0,0 +1,109 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (c) 2023 MediaTek, BayLibre +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/mediatek,mt8365-camsv.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek CAMSV 3.0 + +maintainers: + - Laurent Pinchart + - Julien Stephan + - Andy Hsieh + +description: + The CAMSV is a set of DMA engines connected to the SENINF CSI-2 + receivers. The number of CAMSVs depend on the SoC model. + +properties: + compatible: + const: mediatek,mt8365-camsv + + reg: + items: + - description: camsv base + - description: img0 base + - description: tg base + + interrupts: + maxItems: 1 + + power-domains: + maxItems: 1 + + clocks: + items: + - description: cam clock + - description: camtg clock + - description: camsv clock + + clock-names: + items: + - const: cam + - const: camtg + - const: camsv + + iommus: + maxItems: 1 + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/properties/port + description: connection point for camsv0 + + required: + - port@0 + +required: + - compatible + - interrupts + - clocks + - clock-names + - power-domains + - iommus + - ports + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + camsv1: camsv@15050000 { + compatible =3D "mediatek,mt8365-camsv"; + reg =3D <0 0x15050000 0 0x0040>, + <0 0x15050208 0 0x0020>, + <0 0x15050400 0 0x0100>; + interrupts =3D ; + clocks =3D <&camsys CLK_CAM>, + <&camsys CLK_CAMTG>, + <&camsys CLK_CAMSV0>; + clock-names =3D "cam", "camtg", "camsv"; + iommus =3D <&iommu M4U_PORT_CAM_IMGO>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_CAM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + camsv1_endpoint: endpoint { + remote-endpoint =3D <&seninf_camsv1_endpoint>; + }; + }; + }; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 4444e719cf8e..3ea2158864e1 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -13616,6 +13616,7 @@ M: Laurent Pinchart M: Julien Stephan M: Andy Hsieh S: Supported +F: Documentation/devicetree/bindings/media/mediatek,mt8365-camsv.yaml F: Documentation/devicetree/bindings/media/mediatek,mt8365-seninf.yaml =20 MEDIATEK SMI DRIVER --=20 2.43.0