From nobody Fri Dec 26 23:31:47 2025 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 329D9125A7 for ; Fri, 29 Dec 2023 13:52:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="cleI8mmO" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-50e78f1f41fso3980057e87.2 for ; Fri, 29 Dec 2023 05:52:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1703857944; x=1704462744; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Gga6jIGQV6Uokv7TaAQoZWe7KKBaoCfGdy4Mk3xFQ7I=; b=cleI8mmO9wfr40KowC+LY6/gFV5ua71ij4/gh9NQTtRO+2cPap6wbqTNqZMBo7ayDx qNPd0maGyJ4fg7D7Gcdbk1QTk+WkhJXHBexCXzvJvO8k4EZViMJlf0jkLl++JVpm0d+O Cl/Fp8Dhb9mAttNWUsU1vM9LvvOp/Rkp0/3mo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703857944; x=1704462744; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Gga6jIGQV6Uokv7TaAQoZWe7KKBaoCfGdy4Mk3xFQ7I=; b=utcSbNRhpAuGmzdS3KsQAxy0/WOjirYjYx1vzmo8wYQxmdfC7+aAoU/vKzzD/+Rn1u te+YYD1kEpJx2gN2Q3wyXKGotmopbdprzeeN1B9HrbBeNKUVTGG/OqvEnpp4RpAkLyGW QKBoZ0Hsb+Et8xVpliFSIczb8WxQR/PT/BgKp5AGvNDZl16jxv+jd3gkS6OPVnK4x/rp tDiDVdS8hryqJEtwHPvXRsm3CvBJzrTmYdIFZ1s/TGORhuP0fwOpSK5oAwcpmxYpZA5f piZ/763Ki9bVqwg2O/qoD9Vy+T0a/ZjE8FuK1HEjx1JfQRQ3nq52OlcZErqabCbPk5Dq 4Kvw== X-Gm-Message-State: AOJu0YzeZFeQ9hUlH4Ko+7QYiCd6rU28pJwz5WwE6rB4Yw9PTUvLDNq1 yB7+2XjyemCEHJbkyuyMCazZ5DOT+T2zE9q2xxmrWgqIfoE= X-Google-Smtp-Source: AGHT+IHNAEoW0q0mjbjPSGB46KYuu5mIa90Db/GV3FTHiOapSVcv/6o3ENSX54ym79nKR8N+QMFyiA== X-Received: by 2002:ac2:5e6a:0:b0:50e:935a:b682 with SMTP id a10-20020ac25e6a000000b0050e935ab682mr221610lfr.45.1703857943769; Fri, 29 Dec 2023 05:52:23 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-49-57-70.retail.telecomitalia.it. [79.49.57.70]) by smtp.gmail.com with ESMTPSA id i16-20020aa7c710000000b00553b243b1a8sm11019160edq.92.2023.12.29.05.52.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Dec 2023 05:52:23 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH 4/8] ARM: dts: stm32: add display support on stm32f769-disco Date: Fri, 29 Dec 2023 14:51:19 +0100 Message-ID: <20231229135154.675946-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20231229135154.675946-1-dario.binacchi@amarulasolutions.com> References: <20231229135154.675946-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The patch adds display support on the stm32f769-disco board. Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/st/stm32f769-disco.dts | 72 +++++++++++++++++++++++- 1 file changed, 71 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 8632bd866272..d1eb5f9c78bf 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -41,7 +41,7 @@ */ =20 /dts-v1/; -#include "stm32f746.dtsi" +#include "stm32f769.dtsi" #include "stm32f769-pinctrl.dtsi" #include #include @@ -60,6 +60,19 @@ memory@c0000000 { reg =3D <0xC0000000 0x1000000>; }; =20 + reserved-memory { + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + linux,dma { + compatible =3D "shared-dma-pool"; + linux,dma-default; + no-map; + size =3D <0x100000>; + }; + }; + aliases { serial0 =3D &usart1; }; @@ -85,6 +98,13 @@ button-0 { }; }; =20 + panel_backlight: panel-backlight { + compatible =3D "gpio-backlight"; + gpios =3D <&gpioi 14 GPIO_ACTIVE_HIGH>; + default-on; + status =3D "okay"; + }; + usbotg_hs_phy: usb-phy { #phy-cells =3D <0>; compatible =3D "usb-nop-xceiv"; @@ -114,6 +134,46 @@ &clk_hse { clock-frequency =3D <25000000>; }; =20 +&dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi_in: endpoint { + remote-endpoint =3D <<dc_out_dsi>; + }; + }; + + port@1 { + reg =3D <1>; + dsi_out: endpoint { + remote-endpoint =3D <&dsi_panel_in>; + }; + }; + }; + + panel0: panel-dsi@0 { + compatible =3D "orisetech,otm8009a"; + reg =3D <0>; /* dsi virtual channel (0..3) */ + reset-gpios =3D <&gpioj 15 GPIO_ACTIVE_LOW>; + power-supply =3D <&vcc_3v3>; + backlight =3D <&panel_backlight>; + status =3D "okay"; + + port { + dsi_panel_in: endpoint { + remote-endpoint =3D <&dsi_out>; + }; + }; + }; +}; + &i2c1 { pinctrl-0 =3D <&i2c1_pins_b>; pinctrl-names =3D "default"; @@ -122,6 +182,16 @@ &i2c1 { status =3D "okay"; }; =20 +<dc { + status =3D "okay"; + + port { + ltdc_out_dsi: endpoint@0 { + remote-endpoint =3D <&dsi_in>; + }; + }; +}; + &rtc { status =3D "okay"; }; --=20 2.43.0