From nobody Sun Dec 28 02:11:14 2025 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B75FD45961 for ; Wed, 27 Dec 2023 13:08:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="hiV6n+4q" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-336c9acec03so1593440f8f.2 for ; Wed, 27 Dec 2023 05:08:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1703682510; x=1704287310; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=ocsSiEqBdtanIffaaT52Hpat/4WnkDj2kMGWbB3pX8E=; b=hiV6n+4q8Z0ZFX2ngX+LspAOsc5eVlPs0eU7Crk1XUHoFi5u4/paBB3Zspkf/NPIpj uVC3JxdQoSJJXSzYr/1ZtEoEKSzy/0MzBeTrLDmjp6vROdjmyPbp1u6qLf3Fng/tcewk yBgDIsP30+CBRDqjFdIgJVi4LpCUHEKzYkD1JhuLjDiq+AmVSnf4Ibb0tN01DEXqW3Tx RvcL7KUNN00NYV17+LJIdytKap7f+qCdUSngiz3FD1Ueu93W4aepWrTqR4l2PGxZYdDm /iP1XAeXi+nLPmn4SQdlN74VsLH3MasRlkiCFqDAfpyShUG+k3TMbsSf/WLyCXChho5f 58ZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703682510; x=1704287310; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ocsSiEqBdtanIffaaT52Hpat/4WnkDj2kMGWbB3pX8E=; b=nnN5zcposafRTyc18uVFKTN7mff+5C2+iIohiAOu4Ww/Gey8LgTYLMHqvYcyTAmCgF tnp7etEXseGwzDh1Rk7uc13V4+aG0qUhpGslaFF0XW03v8UxcbU6BCsSrBF03z/E0Zqc 7Y72jvpfnHbIenNIo44edGcDpbTcD8BcImB0id257L2ac7qvYqFM7cPjFvEdys+RuH0p 6nLG9hdBZLabiKNgthQV3h1i+pNjDcTO+JH5GUH4T8UA/BCdaqTlM/eI5K17WUFzvSvh LXiVpozwCsiLA+w3SrSxUCvRkuQ7vrHHcen8VRzvMzr39zltEGw/PLejiG5vynW2COiT 7hig== X-Gm-Message-State: AOJu0YzxP70NzIJHzKLXg4rPoGu0mjfhgXP7qaN/2w9XvQyC74DNgyOl SRPPNSWqdPf/CACrNS6iTy8FdsMtd/oVNg== X-Google-Smtp-Source: AGHT+IFqg6rBequ445Nl+pCxjvGGT3EEDoFOIFQGo8u/WAIGCWjYYgshK4g+8oDoULLXedhnF5ap4Q== X-Received: by 2002:a5d:6d06:0:b0:336:c159:d3df with SMTP id e6-20020a5d6d06000000b00336c159d3dfmr3250890wrq.87.1703682509846; Wed, 27 Dec 2023 05:08:29 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.5]) by smtp.gmail.com with ESMTPSA id c6-20020adfe706000000b0033342338a24sm14906263wrm.6.2023.12.27.05.08.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 Dec 2023 05:08:29 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, magnus.damm@gmail.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH] arm64: dts: renesas: rzg3s-smarc: Add gpio keys Date: Wed, 27 Dec 2023 15:08:10 +0200 Message-Id: <20231227130810.2744550-1-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea RZ SMARC Carrier II board has 3 user buttons called USER_SW1, USER_SW2, USER_SW3. Add a DT node in device tree to propertly instantiate the gpio-keys driver for these buttons. Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 53 ++++++++++++++++++++ 1 file changed, 53 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi b/arch/arm64/boot= /dts/renesas/rzg3s-smarc.dtsi index 214520137230..deb2ad37bb2e 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi @@ -6,6 +6,7 @@ */ =20 #include +#include #include =20 / { @@ -14,6 +15,37 @@ aliases { mmc1 =3D &sdhi1; }; =20 + keys { + compatible =3D "gpio-keys"; + + key-1 { + interrupts =3D ; + interrupt-parent =3D <&pinctrl>; + linux,code =3D ; + label =3D "USER_SW1"; + wakeup-source; + debounce-interval =3D <20>; + }; + + key-2 { + interrupts =3D ; + interrupt-parent =3D <&pinctrl>; + linux,code =3D ; + label =3D "USER_SW2"; + wakeup-source; + debounce-interval =3D <20>; + }; + + key-3 { + interrupts =3D ; + interrupt-parent =3D <&pinctrl>; + linux,code =3D ; + label =3D "USER_SW3"; + wakeup-source; + debounce-interval =3D <20>; + }; + }; + vcc_sdhi1: regulator-vcc-sdhi1 { compatible =3D "regulator-fixed"; regulator-name =3D "SDHI1 Vcc"; @@ -35,6 +67,27 @@ vccq_sdhi1: regulator-vccq-sdhi1 { }; =20 &pinctrl { + key-1-gpio-hog { + gpio-hog; + gpios =3D ; + input; + line-name =3D "key-1-gpio-irq"; + }; + + key-2-gpio-hog { + gpio-hog; + gpios =3D ; + input; + line-name =3D "key-2-gpio-irq"; + }; + + key-3-gpio-hog { + gpio-hog; + gpios =3D ; + input; + line-name =3D "key-3-gpio-irq"; + }; + scif0_pins: scif0 { pinmux =3D , /* RXD */ ; /* TXD */ --=20 2.39.2