From nobody Fri Dec 19 00:39:57 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6237DC4332F for ; Wed, 13 Dec 2023 14:05:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1441912AbjLMOF2 (ORCPT ); Wed, 13 Dec 2023 09:05:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35074 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379462AbjLMOFB (ORCPT ); Wed, 13 Dec 2023 09:05:01 -0500 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 354191B4 for ; Wed, 13 Dec 2023 06:04:55 -0800 (PST) Received: by mail-ej1-x629.google.com with SMTP id a640c23a62f3a-a1f8510883aso577787766b.3 for ; Wed, 13 Dec 2023 06:04:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1702476293; x=1703081093; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=w4evxSLAkrt3VKfUuFZWoKuJqVeQx/fB/WXunMR3Gwk=; b=oL5slk7SZtD05tVuTjpTOqk9eKiIvnrCKyv+xF8HTtkmUv1Z73gJlD/jkEEiRyIdiS 19e5qGsyD6iZLvNUQDYQehmMGpKZJim+EJe7nAL5CCTSEyFksWs4ekKOI5WaL1vWD7Dk j4YHNk8bs9MDdtfJP3nrKGN0n5HBBqRd0ooVc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1702476293; x=1703081093; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=w4evxSLAkrt3VKfUuFZWoKuJqVeQx/fB/WXunMR3Gwk=; b=GOKFBJyOsZK4xK69qT3p3Akx1WbB2ntS2iB5iLN/EcdOSV1qaZqoCB2FkJ1TJTOfbx Z/e8G/KAFVM9lhFQeglvq9H3gnH2jFgQXUNyuYLr0IsoPXJ1vZk/UEKOtrQej7ljhqzi TTevf/Rxxpk0gjweHN9IIlJsghMwPImBl9dXGSrym+prsb9H3zbqopyBguOUibWKa0z/ SD9IGmrDXIa8pVXFCydAsdO5xV8nUrqs3cVLXZ2E6GdO579DKAXtljvReFCzflyjLR0M R8LgbXfu1HsVmQAUXteu8lKDElaAWKxelwRNgCkWfdf1V+Q5YCex9GcrScPyDcHbUDsx GZ8A== X-Gm-Message-State: AOJu0YxwJFJpxeIDqLEY1VwaNrg8AwD8i1CrhwbEQ2hJfvt0DucTzhlB 9MhuJUzcbY41/IxUC/0sSxpmyz+msBgFg4CbmPKhVg== X-Google-Smtp-Source: AGHT+IGhQ5djdxfJ2uYN3I+r42VAAtO9FPIEfEDBhoa0i6x96cmVrrKX0g2BFPcNnSWByv0eTda+KQ== X-Received: by 2002:a17:907:6d11:b0:a19:d40a:d1fb with SMTP id sa17-20020a1709076d1100b00a19d40ad1fbmr2497883ejc.199.1702476293116; Wed, 13 Dec 2023 06:04:53 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-80-182-13-188.pool80182.interbusiness.it. [80.182.13.188]) by smtp.gmail.com with ESMTPSA id sf22-20020a1709078a9600b00a1ca020cdfasm7797635ejc.161.2023.12.13.06.04.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Dec 2023 06:04:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Amarula patchwork , Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , NXP Linux Team , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 4/4] arm64: dts: imx8mn-bsh-smm-s2/pro: add display setup Date: Wed, 13 Dec 2023 15:03:45 +0100 Message-ID: <20231213140437.2769508-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20231213140437.2769508-1-dario.binacchi@amarulasolutions.com> References: <20231213140437.2769508-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Michael Trimarchi Add the display and nodes required for its operation. Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi --- Changes in v6: - Drop patches: - [06/10] drm/panel: Add Synaptics R63353 panel driver - [07/10] dt-bindings: display: panel: Add Ilitek ili9805 panel controller - [08/10] drm/panel: Add Ilitek ILI9805 panel driver - [09/10] drm/panel: ilitek-ili9805: add support for Tianma TM041XDHG01 p= anel Because applied to https://anongit.freedesktop.org/git/drm/drm-misc.git (= drm-misc-next) Drop patches: - [01/10] drm/bridge: Fix bridge disable logic - [02/10] drm/bridge: Fix a use case in the bridge disable logic Because they are wrong Changes in v3: - Replace "synaptics,r63353" compatible with "syna,r63353", as required by vendor-prefixes.yaml. - Squash patch [09/11] dt-bindings: ili9805: add compatible string for Tian= ma TM041XDHG01 into [07/11] dt-bindings: display: panel: Add Ilitek ili9805 panel contro= ller. Changes in v2: - Adjust the mipi_dsi node based on the latest patches merged into the mainline in the dtsi files it includes. - Added to the series the following patches: - 0001 drm/bridge: Fix bridge disable logic - 0002 drm/bridge: Fix a use case in the bridge disable logic - 0003 samsung-dsim: enter display mode in the enable() callback - 0004 drm: bridge: samsung-dsim: complete the CLKLANE_STOP setting .../freescale/imx8mn-bsh-smm-s2-common.dtsi | 1 + .../freescale/imx8mn-bsh-smm-s2-display.dtsi | 121 ++++++++++++++++++ 2 files changed, 122 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display= .dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi b/= arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi index 22a754d438f1..bbb07c650da9 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi @@ -7,6 +7,7 @@ /dts-v1/; =20 #include "imx8mn.dtsi" +#include "imx8mn-bsh-smm-s2-display.dtsi" =20 / { chosen { diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi b= /arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi new file mode 100644 index 000000000000..f0a924cbe548 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 BSH + */ + +/ { + backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm1 0 700000 0>; /* 700000 ns =3D 1337Hz */ + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <50>; + status =3D "okay"; + }; + + reg_3v3_dvdd: regulator-3v3-O3 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_dvdd>; + regulator-name =3D "3v3-dvdd-supply"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio1 7 GPIO_ACTIVE_LOW>; + }; + + reg_v3v3_avdd: regulator-3v3-O2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_avdd>; + regulator-name =3D "3v3-avdd-supply"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio1 5 GPIO_ACTIVE_LOW>; + }; +}; + +&pwm1 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_bl>; +}; + +&lcdif { + status =3D "okay"; + assigned-clocks =3D <&clk IMX8MN_VIDEO_PLL1>; + assigned-clock-rates =3D <594000000>; +}; + +&pgc_dispmix { + assigned-clocks =3D <&clk IMX8MN_CLK_DISP_AXI>, <&clk IMX8MN_CLK_DISP_APB= >; + assigned-clock-parents =3D <&clk IMX8MN_SYS_PLL2_1000M>, <&clk IMX8MN_SYS= _PLL1_800M>; + assigned-clock-rates =3D <500000000>, <200000000>; +}; + +&mipi_dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + samsung,esc-clock-frequency =3D <20000000>; + samsung,pll-clock-frequency =3D <12000000>; + + panel@0 { + compatible =3D "sharp,ls068b3sx02", "syna,r63353"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel>; + reg =3D <0>; + + backlight =3D <&backlight>; + dvdd-supply =3D <®_3v3_dvdd>; + avdd-supply =3D <®_v3v3_avdd>; + reset-gpios =3D <&gpio4 29 GPIO_ACTIVE_HIGH>; + + port { + panel_in: endpoint { + remote-endpoint =3D <&mipi_dsi_out>; + }; + }; + + }; + + ports { + port@1 { + reg =3D <1>; + mipi_dsi_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; + }; +}; + +&gpu { + status =3D "okay"; +}; + +&iomuxc { + + /* This is for both PWM and voltage regulators for display */ + pinctrl_bl: pwm1grp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x16 + >; + }; + + pinctrl_panel: panelgrp { + fsl,pins =3D < + MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x16 /* panel reset */ + >; + }; + + pinctrl_dvdd: dvddgrp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16 /* VDD 3V3_VO3 */ + >; + }; + + pinctrl_avdd: avddgrp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x16 /* VDD 3V3_VO2 */ + >; + }; +}; --=20 2.43.0