From nobody Sun Dec 28 17:38:16 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 828DDC4167B for ; Wed, 6 Dec 2023 13:56:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1378725AbjLFN4E (ORCPT ); Wed, 6 Dec 2023 08:56:04 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56700 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1378755AbjLFNzw (ORCPT ); Wed, 6 Dec 2023 08:55:52 -0500 Received: from mail-pf1-x435.google.com (mail-pf1-x435.google.com [IPv6:2607:f8b0:4864:20::435]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 988EE12B for ; Wed, 6 Dec 2023 05:55:58 -0800 (PST) Received: by mail-pf1-x435.google.com with SMTP id d2e1a72fcca58-6ce831cbba6so495163b3a.2 for ; Wed, 06 Dec 2023 05:55:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1701870958; x=1702475758; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=G/GG08EU0jxNkkKUCidTdbhniPCzW7PlAscumj7h9J4=; b=rcGjNgMhn4E9Lr1j2wB5mI0hnxTwNdnxQj3v1AcKksdt2uQ38fRwFiOpMDlAXLYPlG B8xsSQLSKtEJ3UJt8qOU2ZUe61t6n0wfTsL1vICNpXHfbzp180n02Qm8tToZb2awCQDq WcjgF4M9Fa9DaoQJIeYdAscXua93mWMcU83ag0GIAMOoNGWlkfHgYihN63ZLlJEmyq8l +1zd/fHudFJUDsLAk8tSAzRRKk/BRSJ7IntTlAjnpXke7iVPV+XOO1b0mTSqDIVGoO/x ePUFbO3dPy81sHmf6fOM3weayM+xqf5v0KxTBy8pahpoXIyEs+qcrjfaMz8pLvFewhY9 LMeg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701870958; x=1702475758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=G/GG08EU0jxNkkKUCidTdbhniPCzW7PlAscumj7h9J4=; b=PoZnWPKCnjPrcU5qTDdci+CYjTcLM6bkO+6Q60SJowd7HEvL0naSjWu2KrJMCM2Yb/ 72WrKij97gSohVygyZsLe6GpFKyPtsdlvyFwF5PVd3kx2oiEI/TcvMT+FiAfztsmtFVY zlVSwhxuaBIZyoy10r24rbES7IEiDwS9n8pZwXiPA8Pu1VD8/XQoRBk68h6JucwYxANI GaCnMlfOxIQvrFQ1eEaDulDHG68gs+/qEAM8bVhS+qgyplWk+m1YGBEdZAMMg2nlayhD 0SezY2fW1K3bwCDzwiOS7GgFNg1Jz4BsbaH6RB2DT5dEQ+i50sY0DbyVLgJ25gkPRbmO 7LRA== X-Gm-Message-State: AOJu0YwbOp5/YzrJ5TYrz/l3u2no7CibEcNt/+Gw2wS4/dINrTfk7+dh zkYC3FEem+e1kdmxr/CL1ql5 X-Google-Smtp-Source: AGHT+IEYj6PxW5OwqK1BCLicNLKZlz98ScmeI30pYPwjQqRCo1HKvD012fhsCDVxxUfV58CUVy2xYg== X-Received: by 2002:a05:6a00:2da1:b0:6ce:6cf3:38b4 with SMTP id fb33-20020a056a002da100b006ce6cf338b4mr779742pfb.1.1701870957926; Wed, 06 Dec 2023 05:55:57 -0800 (PST) Received: from localhost.localdomain ([117.202.188.104]) by smtp.gmail.com with ESMTPSA id n38-20020a056a000d6600b006ce91cdb1c4sm1366056pfv.188.2023.12.06.05.55.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Dec 2023 05:55:57 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, konrad.dybcio@linaro.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 1/3] ARM: dts: qcom: Use "pcie" as the node name instead of "pci" Date: Wed, 6 Dec 2023 19:25:38 +0530 Message-Id: <20231206135540.17068-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> References: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Qcom SoCs doesn't support the legacy PCI, but only PCIe. So use the correct node name for the controller instances. Signed-off-by: Manivannan Sadhasivam --- arch/arm/boot/dts/qcom/qcom-apq8064.dtsi | 2 +- arch/arm/boot/dts/qcom/qcom-ipq4019-ap.dk04.1.dtsi | 2 +- arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi | 2 +- arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi | 6 +++--- 4 files changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi b/arch/arm/boot/dts/q= com/qcom-apq8064.dtsi index 59fd86b9fb47..fa3a0f72a18e 100644 --- a/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi @@ -1472,7 +1472,7 @@ gfx3d1: iommu@7d00000 { qcom,ncb =3D <3>; }; =20 - pcie: pci@1b500000 { + pcie: pcie@1b500000 { compatible =3D "qcom,pcie-apq8064"; reg =3D <0x1b500000 0x1000>, <0x1b502000 0x80>, diff --git a/arch/arm/boot/dts/qcom/qcom-ipq4019-ap.dk04.1.dtsi b/arch/arm/= boot/dts/qcom/qcom-ipq4019-ap.dk04.1.dtsi index 468ebc40d2ad..374af6dd360a 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq4019-ap.dk04.1.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-ipq4019-ap.dk04.1.dtsi @@ -98,7 +98,7 @@ flash@0 { }; }; =20 - pci@40000000 { + pcie@40000000 { status =3D "okay"; perst-gpios =3D <&tlmm 38 GPIO_ACTIVE_LOW>; }; diff --git a/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi b/arch/arm/boot/dts/q= com/qcom-ipq4019.dtsi index 9844e0b7cff9..6cbbccda5cf5 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi @@ -417,7 +417,7 @@ restart@4ab000 { reg =3D <0x4ab000 0x4>; }; =20 - pcie0: pci@40000000 { + pcie0: pcie@40000000 { compatible =3D "qcom,pcie-ipq4019"; reg =3D <0x40000000 0xf1d>, <0x40000f20 0xa8>, diff --git a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi b/arch/arm/boot/dts/q= com/qcom-ipq8064.dtsi index 6198f42f6a9c..7c233b00a2dd 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi @@ -1076,7 +1076,7 @@ sata_phy: sata-phy@1b400000 { status =3D "disabled"; }; =20 - pcie0: pci@1b500000 { + pcie0: pcie@1b500000 { compatible =3D "qcom,pcie-ipq8064"; reg =3D <0x1b500000 0x1000 0x1b502000 0x80 @@ -1127,7 +1127,7 @@ pcie0: pci@1b500000 { perst-gpios =3D <&qcom_pinmux 3 GPIO_ACTIVE_LOW>; }; =20 - pcie1: pci@1b700000 { + pcie1: pcie@1b700000 { compatible =3D "qcom,pcie-ipq8064"; reg =3D <0x1b700000 0x1000 0x1b702000 0x80 @@ -1178,7 +1178,7 @@ pcie1: pci@1b700000 { perst-gpios =3D <&qcom_pinmux 48 GPIO_ACTIVE_LOW>; }; =20 - pcie2: pci@1b900000 { + pcie2: pcie@1b900000 { compatible =3D "qcom,pcie-ipq8064"; reg =3D <0x1b900000 0x1000 0x1b902000 0x80 --=20 2.25.1 From nobody Sun Dec 28 17:38:16 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D153AC4167B for ; Wed, 6 Dec 2023 14:12:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1378685AbjLFOMk (ORCPT ); Wed, 6 Dec 2023 09:12:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56788 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1378836AbjLFNz7 (ORCPT ); Wed, 6 Dec 2023 08:55:59 -0500 Received: from mail-pf1-x432.google.com (mail-pf1-x432.google.com [IPv6:2607:f8b0:4864:20::432]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AC95BD4E for ; Wed, 6 Dec 2023 05:56:03 -0800 (PST) Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-6cb749044a2so7178354b3a.0 for ; Wed, 06 Dec 2023 05:56:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1701870963; x=1702475763; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KMcdBBTymYQ8stxAZh+Gyr3gy2kz6BQdvacn2e0KAuc=; b=FZm1jy6R9b7FaG1Dj/li5/k1MrCoGQkOcYDv7mWEcCCTcKGb6dFc/8iA5L8N5b6Dqd TUH4DiijXBdpqwLqzaEKVIxpvjbbGeTVWp+8bzIiWqLXuQzNIJRhGHZiNbMQPbPvTHkb S3thVMRjLp7iAocyMyudR2aeCwWwBPvlrYu7KbE3Ig106OCIRwrhJ+vw/TD/itAxBLU+ f2OzzF1C2zIykwetkRZjJkH7iW1NVd7ZEVkJFXP97Tfi1hrj/E0PA4xBoJB1NHyDup8w dZaH5a0HdkAEiGfespGUpomla3i2xJ7UHmrQdA1PB+ZeXCNcyjVaDZlAL9YoNYuWGDYf Iz3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701870963; x=1702475763; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KMcdBBTymYQ8stxAZh+Gyr3gy2kz6BQdvacn2e0KAuc=; b=xPhS0Le61KSFh4tEvdsfffNh9M3GQPwTI5yHz6Rak/p0fmO69JPsrUNLYAQMirMJBs +yMPIDCdYxNKIgwGFibLgtafF9B9kvFpVcX9AUXayQAnJMX3Q0haioO9KyIKN3iQUcDB +agOGDsny3LVUObOLPekRy8U6/h1XHEBP4knAU8srRCwmLnNb0XPdA3isu+IahfeGrUP JpZ2JI3m7rM+okfKmqjWx5gh3ZwLRhoMw2kt69RWHoUiM6hyR140ZDHO3E5AwW+abHAa rJzQIjqeQ2IyF6G8/lWhEpkgZYNFWT9vCCd+jC65tvWTHajydlqSmU31KiZFDOLS8XAY WjXg== X-Gm-Message-State: AOJu0Ywf1J0Bhucv28obmu3KrOLI0mAQa3O5+j33ch2u3w6kCBOSpaEP IuleQ/ssjNFVYOMdsnybCHKv X-Google-Smtp-Source: AGHT+IFHOkCfVcExD7sFwmqv99wGXtv9rHvT6/OVtDO4Tqoy5/cgyA2L9FrWJr6EOEwnQPhtZNpozQ== X-Received: by 2002:a05:6a21:3284:b0:18f:97c:8a17 with SMTP id yt4-20020a056a21328400b0018f097c8a17mr1056693pzb.66.1701870963025; Wed, 06 Dec 2023 05:56:03 -0800 (PST) Received: from localhost.localdomain ([117.202.188.104]) by smtp.gmail.com with ESMTPSA id n38-20020a056a000d6600b006ce91cdb1c4sm1366056pfv.188.2023.12.06.05.55.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Dec 2023 05:56:01 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, konrad.dybcio@linaro.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 2/3] arm64: dts: qcom: Use "pcie" as the node name instead of "pci" Date: Wed, 6 Dec 2023 19:25:39 +0530 Message-Id: <20231206135540.17068-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> References: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Qcom SoCs doesn't support the legacy PCI, but only PCIe. So use the correct node name for the controller instances. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/ipq6018.dtsi | 2 +- arch/arm64/boot/dts/qcom/ipq8074.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8998.dtsi | 2 +- arch/arm64/boot/dts/qcom/qcs404.dtsi | 2 +- arch/arm64/boot/dts/qcom/sa8775p.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 +- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 8 ++++---- arch/arm64/boot/dts/qcom/sdm845.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/sm8150.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/sm8250.dtsi | 6 +++--- arch/arm64/boot/dts/qcom/sm8350.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/sm8450.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/sm8550.dtsi | 4 ++-- 13 files changed, 25 insertions(+), 25 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qc= om/ipq6018.dtsi index e59b9df96c7e..c649744e8751 100644 --- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi @@ -731,7 +731,7 @@ qrtr_requests { }; }; =20 - pcie0: pci@20000000 { + pcie0: pcie@20000000 { compatible =3D "qcom,pcie-ipq6018"; reg =3D <0x0 0x20000000 0x0 0xf1d>, <0x0 0x20000f20 0x0 0xa8>, diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qc= om/ipq8074.dtsi index 2f275c84e566..c6a96d8c9856 100644 --- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi @@ -781,7 +781,7 @@ frame@b128000 { }; }; =20 - pcie1: pci@10000000 { + pcie1: pcie@10000000 { compatible =3D "qcom,pcie-ipq8074"; reg =3D <0x10000000 0xf1d>, <0x10000f20 0xa8>, @@ -842,7 +842,7 @@ IRQ_TYPE_LEVEL_HIGH>, /* int_c */ status =3D "disabled"; }; =20 - pcie0: pci@20000000 { + pcie0: pcie@20000000 { compatible =3D "qcom,pcie-ipq8074-gen3"; reg =3D <0x20000000 0xf1d>, <0x20000f20 0xa8>, diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qc= om/msm8998.dtsi index b485bf925ce6..b6a3e6afaefd 100644 --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi @@ -933,7 +933,7 @@ anoc2_smmu: iommu@16c0000 { ; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-msm8998", "qcom,pcie-msm8996"; reg =3D <0x01c00000 0x2000>, <0x1b000000 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qco= m/qcs404.dtsi index 2721f32dfb71..6ac64ce9bb68 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -1461,7 +1461,7 @@ glink-edge { }; }; =20 - pcie: pci@10000000 { + pcie: pcie@10000000 { compatible =3D "qcom,pcie-qcs404"; reg =3D <0x10000000 0xf1d>, <0x10000f20 0xa8>, diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qc= om/sa8775p.dtsi index b6a93b11cbbd..d73fc3983709 100644 --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi @@ -2409,7 +2409,7 @@ arch_timer: timer { ; }; =20 - pcie0: pci@1c00000{ + pcie0: pcie@1c00000{ compatible =3D "qcom,pcie-sa8775p"; reg =3D <0x0 0x01c00000 0x0 0x3000>, <0x0 0x40000000 0x0 0xf20>, @@ -2509,7 +2509,7 @@ pcie0_phy: phy@1c04000 { status =3D "disabled"; }; =20 - pcie1: pci@1c10000{ + pcie1: pcie@1c10000{ compatible =3D "qcom,pcie-sa8775p"; reg =3D <0x0 0x01c10000 0x0 0x3000>, <0x0 0x60000000 0x0 0xf20>, diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index 66f1eb83cca7..fb5e735247e7 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2126,7 +2126,7 @@ wifi: wifi@17a10040 { qcom,smem-state-names =3D "wlan-smp2p-out"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sc7280"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qc= om/sc8180x.dtsi index a34f438ef2d9..8bcc8c0bb0d0 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -1684,7 +1684,7 @@ mmss_noc: interconnect@1740000 { qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sc8180x"; reg =3D <0 0x01c00000 0 0x3000>, <0 0x60000000 0 0xf1d>, @@ -1781,7 +1781,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie3: pci@1c08000 { + pcie3: pcie@1c08000 { compatible =3D "qcom,pcie-sc8180x"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, @@ -1879,7 +1879,7 @@ pcie3_phy: phy@1c0c000 { status =3D "disabled"; }; =20 - pcie1: pci@1c10000 { + pcie1: pcie@1c10000 { compatible =3D "qcom,pcie-sc8180x"; reg =3D <0 0x01c10000 0 0x3000>, <0 0x68000000 0 0xf1d>, @@ -1977,7 +1977,7 @@ pcie1_phy: phy@1c16000 { status =3D "disabled"; }; =20 - pcie2: pci@1c18000 { + pcie2: pcie@1c18000 { compatible =3D "qcom,pcie-sc8180x"; reg =3D <0 0x01c18000 0 0x3000>, <0 0x70000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qco= m/sdm845.dtsi index bf5e6eb9d313..cb3bfd262851 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -2306,7 +2306,7 @@ opp-4 { }; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sdm845"; reg =3D <0 0x01c00000 0 0x2000>, <0 0x60000000 0 0xf1d>, @@ -2405,7 +2405,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sdm845"; reg =3D <0 0x01c08000 0 0x2000>, <0 0x40000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qco= m/sm8150.dtsi index 97623af13464..43d56968a382 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -1824,7 +1824,7 @@ dma@10a2000 { <0x0 0x010ad000 0x0 0x3000>; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sm8150"; reg =3D <0 0x01c00000 0 0x3000>, <0 0x60000000 0 0xf1d>, @@ -1915,7 +1915,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sm8150"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qco= m/sm8250.dtsi index be970472f6c4..c1b7f9620ec6 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -2123,7 +2123,7 @@ mmss_noc: interconnect@1740000 { qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sm8250"; reg =3D <0 0x01c00000 0 0x3000>, <0 0x60000000 0 0xf1d>, @@ -2227,7 +2227,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sm8250"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, @@ -2328,7 +2328,7 @@ pcie1_phy: phy@1c0e000 { status =3D "disabled"; }; =20 - pcie2: pci@1c10000 { + pcie2: pcie@1c10000 { compatible =3D "qcom,pcie-sm8250"; reg =3D <0 0x01c10000 0 0x3000>, <0 0x64000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index b46236235b7f..f4b8439200f5 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -1498,7 +1498,7 @@ mmss_noc: interconnect@1740000 { qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sm8350"; reg =3D <0 0x01c00000 0 0x3000>, <0 0x60000000 0 0xf1d>, @@ -1591,7 +1591,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sm8350"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 1783fa78bdbc..44a61fa2cc49 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -1739,7 +1739,7 @@ spi14: spi@a98000 { }; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sm8450-pcie0"; reg =3D <0 0x01c00000 0 0x3000>, <0 0x60000000 0 0xf1d>, @@ -1848,7 +1848,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { compatible =3D "qcom,pcie-sm8450-pcie1"; reg =3D <0 0x01c08000 0 0x3000>, <0 0x40000000 0 0xf1d>, diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 7b9ddde0b2c9..baa8540868a4 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -1677,7 +1677,7 @@ mmss_noc: interconnect@1780000 { qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 - pcie0: pci@1c00000 { + pcie0: pcie@1c00000 { device_type =3D "pci"; compatible =3D "qcom,pcie-sm8550"; reg =3D <0 0x01c00000 0 0x3000>, @@ -1768,7 +1768,7 @@ pcie0_phy: phy@1c06000 { status =3D "disabled"; }; =20 - pcie1: pci@1c08000 { + pcie1: pcie@1c08000 { device_type =3D "pci"; compatible =3D "qcom,pcie-sm8550"; reg =3D <0x0 0x01c08000 0x0 0x3000>, --=20 2.25.1 From nobody Sun Dec 28 17:38:16 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id AC875C10DC1 for ; Wed, 6 Dec 2023 13:56:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1378742AbjLFN4H (ORCPT ); Wed, 6 Dec 2023 08:56:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49644 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1378672AbjLFN4C (ORCPT ); Wed, 6 Dec 2023 08:56:02 -0500 Received: from mail-pf1-x431.google.com (mail-pf1-x431.google.com [IPv6:2607:f8b0:4864:20::431]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9E543D47 for ; Wed, 6 Dec 2023 05:56:08 -0800 (PST) Received: by mail-pf1-x431.google.com with SMTP id d2e1a72fcca58-6ce93552cb5so301246b3a.3 for ; Wed, 06 Dec 2023 05:56:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1701870968; x=1702475768; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tmeVczC6Kot8sni16e+Ayovssumb8h1f89h2BntZbU8=; b=qi+zFd1pKs4/92DpWwD/AyAMTPXgXLHYFxbn4IXjI+2TBbNGiqQEkf5C+6BJQuc1AU kTvTJMToI54hNRMOb/0J6uw0jjU28rYmzck9b4wF/xRvAPWAeraO69xJPnolUA+O6Cn9 C5p8qhPujKhTTv77mVU8JKH4/yrDlA6NnOzJz84Q8JVpxjtrd7aVYO9fpTRIENXmz3vX yEnYJwOU2+t+xvblSGALLUX29pG5ZDUdspXxlXcd5gb30mgG34rB/OZf3FHpg7mHfigl N5nHcluF3q0upTw9WIkYsNZC94QIA79CaRSsu7ZnX+UzIWH9yEXDb3COjUu4QDX5v/8o WtaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701870968; x=1702475768; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tmeVczC6Kot8sni16e+Ayovssumb8h1f89h2BntZbU8=; b=MdQOO90vthmB9nnWHzvIiuxMY+7fII9LYGyd2ML/LGgKJhzul79B+9iRyX7Gjne6B8 dn0yax2eGZin7XDuvOEdiPnUyHYBk4/4KHGwKj1PELGCITsNwxcLY9Q/xHBvOUKtH7Eh Ue+xY/dPe9HnkkAzFO0F23ENjHgtLtTqmGvdKFWS0eejQz506i+KNGqRdqLrAM2AZfjM UaVLirDeDKjMI9KrkbthSUuC9bYqBcuXFY4mnXmC5J7lQpLoVJHnVM+4yrFD/s6KaFxK jwbAB8I6OGoCWcqA2l7mCIzgbF6BNkLO54VIkh9zqSuXg56gx33oVIw6uZVqS3tmKLRR 63wA== X-Gm-Message-State: AOJu0YyDq4fc6DbuloMLd2iauCTz1hEMUtmrmmSVqliitNdP2oGtbB4K Z6YamKUzTaDQRinFQkykToBX X-Google-Smtp-Source: AGHT+IEMtc+F14NCFOrDcgQa9/dMsC3lwjS1LLoH43LSGscYSP/Z2ZlNqN8F20DLDUreWf1jJt7lIg== X-Received: by 2002:a05:6a20:e124:b0:18f:c3ea:2904 with SMTP id kr36-20020a056a20e12400b0018fc3ea2904mr662700pzb.33.1701870968130; Wed, 06 Dec 2023 05:56:08 -0800 (PST) Received: from localhost.localdomain ([117.202.188.104]) by smtp.gmail.com with ESMTPSA id n38-20020a056a000d6600b006ce91cdb1c4sm1366056pfv.188.2023.12.06.05.56.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Dec 2023 05:56:07 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, konrad.dybcio@linaro.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 3/3] arm64: dts: qcom: sa8775p: Add missing space between node name and braces Date: Wed, 6 Dec 2023 19:25:40 +0530 Message-Id: <20231206135540.17068-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> References: <20231206135540.17068-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add missing space between node name and braces to match the style. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/sa8775p.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qc= om/sa8775p.dtsi index d73fc3983709..8ba6785038fa 100644 --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi @@ -2409,7 +2409,7 @@ arch_timer: timer { ; }; =20 - pcie0: pcie@1c00000{ + pcie0: pcie@1c00000 { compatible =3D "qcom,pcie-sa8775p"; reg =3D <0x0 0x01c00000 0x0 0x3000>, <0x0 0x40000000 0x0 0xf20>, @@ -2509,7 +2509,7 @@ pcie0_phy: phy@1c04000 { status =3D "disabled"; }; =20 - pcie1: pcie@1c10000{ + pcie1: pcie@1c10000 { compatible =3D "qcom,pcie-sa8775p"; reg =3D <0x0 0x01c10000 0x0 0x3000>, <0x0 0x60000000 0x0 0xf20>, --=20 2.25.1