From nobody Mon Dec 29 11:17:43 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4FFE8C4167B for ; Wed, 29 Nov 2023 02:13:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376794AbjK2CNA (ORCPT ); Tue, 28 Nov 2023 21:13:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43110 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234885AbjK2CMj (ORCPT ); Tue, 28 Nov 2023 21:12:39 -0500 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B4CAF1BC8; Tue, 28 Nov 2023 18:12:39 -0800 (PST) Received: by mail-wm1-x336.google.com with SMTP id 5b1f17b1804b1-40b34563987so2222865e9.1; Tue, 28 Nov 2023 18:12:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1701223958; x=1701828758; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6qRqs6v8lxOTVA+x1bbD/Lx0mTC/Dnzw05WwqzyQgc4=; b=B0CdoN8NSeIa7WCPwPPd3RDfXLFNmXeAL7On/XMQgnwNLHIb/VLND/5t4cPQ4z9xGZ yXBWApkouvxT7nSf7Q4wsXSRL6lgb6+YzrUpijsZ9KsbWFk6DpucW2NO9JFYGgn4iRlC CVBdZv2SVvbahPTTvWkVlG0QBKyUmAYQPq7pwO/XtFNOm61G0sTglxmGwJ/ANkH42c+4 QnULhY5AfQitqnLBAzPZShM8+qFtbmSlPonRC92GHuniPVvPmxkLpVE3ehlVEQsEhcVf 46prRbapGquJZPbM144+9xiytFs3KE1+woW+lLbP7xTH5jVKa40c3UpPR1e2Qs965rYe FL9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701223958; x=1701828758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6qRqs6v8lxOTVA+x1bbD/Lx0mTC/Dnzw05WwqzyQgc4=; b=ulF+6rA7HBJr7b5vnvIcf2impfo3+oYt4y/FkXlASxCYW1k2FwfGACGuCiBEBeQ+PN OM83HVrWQHUDfvnKwVfS37Z9IXWtGk/mvOPp/vMrykSK6FXGbkdsXcMnJMVXfwbJxcro 8i8y//oRdd/1zmVdGG7hKCpvZTAakB9UdGqsYp32qxZtycbFVKpvujcyHdteMESPZBew ZPw/EL/HJnMpObfPi2liotF+lfnmD6KWVIV3kcEZwubYM6LZdcB2Uurd3Ihd39mIrid2 6ySMuN/E/O8+K4sHq0u+7wnUDY+pnpR8edhkFzD4drzif/fbRU/BzO90XaNPl6OqKm8m LSHw== X-Gm-Message-State: AOJu0YykueOeGXuDx7iNiWDhEUyZKQdJASkqBpmPx9XLG+PLwS+F1Icx sqH9f+1NtEmgvKloy866W+I= X-Google-Smtp-Source: AGHT+IF38knjFY+TWrHzQYAnxxuP3tDhATAU2Z1bE6nJuErphlXLxFX8sRlzaYbM+kZiatd5Vxr4HA== X-Received: by 2002:a05:600c:45c8:b0:40b:45e2:1f4b with SMTP id s8-20020a05600c45c800b0040b45e21f4bmr7411183wmo.6.1701223958024; Tue, 28 Nov 2023 18:12:38 -0800 (PST) Received: from localhost.localdomain (93-34-89-13.ip49.fastwebnet.it. [93.34.89.13]) by smtp.googlemail.com with ESMTPSA id b19-20020a05600c4e1300b0040648217f4fsm321406wmq.39.2023.11.28.18.12.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Nov 2023 18:12:37 -0800 (PST) From: Christian Marangi To: Andrew Lunn , Heiner Kallweit , Russell King , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Andy Gross , Bjorn Andersson , Konrad Dybcio , linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: Christian Marangi Subject: [net-next PATCH 09/14] net: phy: at803x: remove specific qca808x check from at803x functions Date: Wed, 29 Nov 2023 03:12:14 +0100 Message-Id: <20231129021219.20914-10-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20231129021219.20914-1-ansuelsmth@gmail.com> References: <20231129021219.20914-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Remove specific qca808x check from at803x generic functions. While this cause a bit of code duplication, this is needed in preparation for splitting the driver per PHY family and detaching qca808x specific bits from the at803x driver. Signed-off-by: Christian Marangi --- drivers/net/phy/at803x.c | 107 ++++++++++++++++++++++++++------------- 1 file changed, 71 insertions(+), 36 deletions(-) diff --git a/drivers/net/phy/at803x.c b/drivers/net/phy/at803x.c index 8f5878ccb1a8..475b96165f45 100644 --- a/drivers/net/phy/at803x.c +++ b/drivers/net/phy/at803x.c @@ -1043,24 +1043,6 @@ static int at803x_config_aneg(struct phy_device *phy= dev) */ ret =3D 0; =20 - if (phydev->drv->phy_id =3D=3D QCA8081_PHY_ID) { - int phy_ctrl =3D 0; - - /* The reg MII_BMCR also needs to be configured for force mode, the - * genphy_config_aneg is also needed. - */ - if (phydev->autoneg =3D=3D AUTONEG_DISABLE) - genphy_c45_pma_setup_forced(phydev); - - if (linkmode_test_bit(ETHTOOL_LINK_MODE_2500baseT_Full_BIT, phydev->adve= rtising)) - phy_ctrl =3D MDIO_AN_10GBT_CTRL_ADV2_5G; - - ret =3D phy_modify_mmd_changed(phydev, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL, - MDIO_AN_10GBT_CTRL_ADV2_5G, phy_ctrl); - if (ret < 0) - return ret; - } - return __genphy_config_aneg(phydev, ret); } =20 @@ -1197,14 +1179,8 @@ static int at803x_cdt_start(struct phy_device *phyde= v, int pair) { u16 cdt; =20 - /* qca8081 takes the different bit 15 to enable CDT test */ - if (phydev->drv->phy_id =3D=3D QCA8081_PHY_ID) - cdt =3D QCA808X_CDT_ENABLE_TEST | - QCA808X_CDT_LENGTH_UNIT | - QCA808X_CDT_INTER_CHECK_DIS; - else - cdt =3D FIELD_PREP(AT803X_CDT_MDI_PAIR_MASK, pair) | - AT803X_CDT_ENABLE_TEST; + cdt =3D FIELD_PREP(AT803X_CDT_MDI_PAIR_MASK, pair) | + AT803X_CDT_ENABLE_TEST; =20 return phy_write(phydev, AT803X_CDT, cdt); } @@ -1212,16 +1188,10 @@ static int at803x_cdt_start(struct phy_device *phyd= ev, int pair) static int at803x_cdt_wait_for_completion(struct phy_device *phydev) { int val, ret; - u16 cdt_en; - - if (phydev->drv->phy_id =3D=3D QCA8081_PHY_ID) - cdt_en =3D QCA808X_CDT_ENABLE_TEST; - else - cdt_en =3D AT803X_CDT_ENABLE_TEST; =20 /* One test run takes about 25ms */ ret =3D phy_read_poll_timeout(phydev, AT803X_CDT, val, - !(val & cdt_en), + !(val & AT803X_CDT_ENABLE_TEST), 30000, 100000, true); =20 return ret < 0 ? ret : 0; @@ -1845,6 +1815,47 @@ static int qca8327_suspend(struct phy_device *phydev) return qca83xx_suspend(phydev); } =20 +static int qca808x_config_aneg(struct phy_device *phydev) +{ + int phy_ctrl =3D 0; + int ret; + + ret =3D at803x_config_mdix(phydev, phydev->mdix_ctrl); + if (ret < 0) + return ret; + + /* Changes of the midx bits are disruptive to the normal operation; + * therefore any changes to these registers must be followed by a + * software reset to take effect. + */ + if (ret =3D=3D 1) { + ret =3D genphy_soft_reset(phydev); + if (ret < 0) + return ret; + } + + /* Do not restart auto-negotiation by setting ret to 0 defautly, + * when calling __genphy_config_aneg later. + */ + ret =3D 0; + + /* The reg MII_BMCR also needs to be configured for force mode, the + * genphy_config_aneg is also needed. + */ + if (phydev->autoneg =3D=3D AUTONEG_DISABLE) + genphy_c45_pma_setup_forced(phydev); + + if (linkmode_test_bit(ETHTOOL_LINK_MODE_2500baseT_Full_BIT, phydev->adver= tising)) + phy_ctrl =3D MDIO_AN_10GBT_CTRL_ADV2_5G; + + ret =3D phy_modify_mmd_changed(phydev, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL, + MDIO_AN_10GBT_CTRL_ADV2_5G, phy_ctrl); + if (ret < 0) + return ret; + + return __genphy_config_aneg(phydev, ret); +} + static int qca808x_phy_fast_retrain_config(struct phy_device *phydev) { int ret; @@ -2104,6 +2115,30 @@ static int qca808x_cable_test_start(struct phy_devic= e *phydev) return 0; } =20 +static int qca808x_cdt_start(struct phy_device *phydev) +{ + u16 cdt; + + /* qca8081 takes the different bit 15 to enable CDT test */ + cdt =3D QCA808X_CDT_ENABLE_TEST | + QCA808X_CDT_LENGTH_UNIT | + QCA808X_CDT_INTER_CHECK_DIS; + + return phy_write(phydev, AT803X_CDT, cdt); +} + +static int qca808x_cdt_wait_for_completition(struct phy_device *phydev) +{ + int val, ret; + + /* One test run takes about 25ms */ + ret =3D phy_read_poll_timeout(phydev, AT803X_CDT, val, + !(val & QCA808X_CDT_ENABLE_TEST), + 30000, 100000, true); + + return ret < 0 ? ret : 0; +} + static int qca808x_cable_test_get_status(struct phy_device *phydev, bool *= finished) { int ret, val; @@ -2111,11 +2146,11 @@ static int qca808x_cable_test_get_status(struct phy= _device *phydev, bool *finish =20 *finished =3D false; =20 - ret =3D at803x_cdt_start(phydev, 0); + ret =3D qca808x_cdt_start(phydev); if (ret) return ret; =20 - ret =3D at803x_cdt_wait_for_completion(phydev); + ret =3D qca808x_cdt_wait_for_completition(phydev); if (ret) return ret; =20 @@ -2360,7 +2395,7 @@ static struct phy_driver at803x_driver[] =3D { .set_wol =3D at803x_set_wol, .get_wol =3D at803x_get_wol, .get_features =3D qca808x_get_features, - .config_aneg =3D at803x_config_aneg, + .config_aneg =3D qca808x_config_aneg, .suspend =3D genphy_suspend, .resume =3D genphy_resume, .read_status =3D qca808x_read_status, --=20 2.40.1