From nobody Mon Dec 29 21:54:06 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CDF83C5AD4C for ; Thu, 23 Nov 2023 13:38:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345601AbjKWNiT (ORCPT ); Thu, 23 Nov 2023 08:38:19 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40472 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345556AbjKWNiK (ORCPT ); Thu, 23 Nov 2023 08:38:10 -0500 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 181F910C7 for ; Thu, 23 Nov 2023 05:38:16 -0800 (PST) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 4E51CC4339A; Thu, 23 Nov 2023 13:38:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1700746695; bh=KAXGKMe2WBFft3tNq3FpiQGsTc/R5/rmU8Cl5gayixE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=BhN61ErzqtMja4ZFFmQQN/xzpcG0fK/ObB0YFgMn1t1PGix45506/KGgqWs9ohzmp teG1YFzyk9oQHh3zwqPYA0hlBtfBusl0Z6r345MOhJnm8rvM4KB48x0iaNk4nldz/u ZS9+xmE2mHJ2uXcQThWf2D8dspHlyDLqj7SjTHHtbjnWOocfW8x7aUWleDr2BtpDjB e5xvjFGDf3TbYpIGlY/vHoscApV9jwAZHzjyfe70iG1Z11sj2tcDmNKKqaVZtAr0qI GXIDyaX0p2WxIBxhNqyYA3+ZN7Nm5yJgt1gk1jWhI4PR5du6I3bNv6b+7Svp2m+9wn NxEvBWQHWjUjA== From: Michael Walle To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Kishon Vijay Abraham I , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , Xinlei Lee Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, Michael Walle Subject: [PATCH 3/4] arm64: dts: mediatek: mt8195: add DSI and MIPI DPHY nodes Date: Thu, 23 Nov 2023 14:37:48 +0100 Message-Id: <20231123133749.2030661-4-mwalle@kernel.org> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20231123133749.2030661-1-mwalle@kernel.org> References: <20231123133749.2030661-1-mwalle@kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the two DSI controller node and the associated DPHY nodes. Individual boards have to enable them in the board device tree. Signed-off-by: Michael Walle Reviewed-by: AngeloGioacchino Del Regno Reviewed-by: Chen-Yu Tsai --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 48 ++++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts= /mediatek/mt8195.dtsi index 54c674c45b49..0621bb461967 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -1714,6 +1714,26 @@ u2port3: usb-phy@0 { }; }; =20 + mipi_tx0: dsi-phy@11c80000 { + compatible =3D "mediatek,mt8195-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c80000 0 0x1000>; + clocks =3D <&clk26m>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + + mipi_tx1: dsi-phy@11c90000 { + compatible =3D "mediatek,mt8195-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c90000 0 0x1000>; + clocks =3D <&clk26m>; + clock-output-names =3D "mipi_tx1_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + i2c5: i2c@11d00000 { compatible =3D "mediatek,mt8195-i2c", "mediatek,mt8192-i2c"; @@ -2737,6 +2757,20 @@ dither0: dither@1c007000 { mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x7000 0x1000>; }; =20 + dsi0: dsi@1c008000 { + compatible =3D "mediatek,mt8195-dsi", "mediatek,mt8183-dsi"; + reg =3D <0 0x1c008000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8195_POWER_DOMAIN_VDOSYS0>; + clocks =3D <&vdosys0 CLK_VDO0_DSI0>, + <&vdosys0 CLK_VDO0_DSI0_DSI>, + <&mipi_tx0>; + clock-names =3D "engine", "digital", "hs"; + phys =3D <&mipi_tx0>; + phy-names =3D "dphy"; + status =3D "disabled"; + }; + dsc0: dsc@1c009000 { compatible =3D "mediatek,mt8195-disp-dsc"; reg =3D <0 0x1c009000 0 0x1000>; @@ -2746,6 +2780,20 @@ dsc0: dsc@1c009000 { mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x9000 0x1000>; }; =20 + dsi1: dsi@1c012000 { + compatible =3D "mediatek,mt8195-dsi", "mediatek,mt8183-dsi"; + reg =3D <0 0x1c012000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8195_POWER_DOMAIN_VDOSYS0>; + clocks =3D <&vdosys0 CLK_VDO0_DSI1>, + <&vdosys0 CLK_VDO0_DSI1_DSI>, + <&mipi_tx1>; + clock-names =3D "engine", "digital", "hs"; + phys =3D <&mipi_tx1>; + phy-names =3D "dphy"; + status =3D "disabled"; + }; + merge0: merge@1c014000 { compatible =3D "mediatek,mt8195-disp-merge"; reg =3D <0 0x1c014000 0 0x1000>; --=20 2.39.2