From nobody Sat Feb 7 08:27:04 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A591B2101A5 for ; Fri, 10 Jan 2025 13:31:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736515893; cv=none; b=XFm0uYaU+uyNGYONZEpN3tbXnu3PrFFtuEGxC7Wcpj5CJue01S641ivQ63KW0zcqmD+RIingBPuqd+F9CZDY9ZW2A7gSYMVq+YHPbgmH/yuAZnJ1B4rz79cA1axbG3YvQ2A1OvtH2fxgND9A3/h+5q5a5ZWx0jb+sXo64eSdrmA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736515893; c=relaxed/simple; bh=mR5QEUL3a78L+sYq6qQGF6wk0gc8QlcnD6i8hjpBduI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UXQK7NXSJld8hFfGAbI/oFvtRE75YzlPzo7SYZRnIPdptKKt0ivxKOM3kD2RypxG6g9YMc3IzylGakVw3Dbk4/lXq8UCNN52//aeBYYMU26m9MJ249kKgPSQFnhNq17DTSw2SHZ9ld/ASuGApmN9BR3jhiIEM7CuAeTP06xPtDA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=iPqYj17U; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="iPqYj17U" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-436a03197b2so15084295e9.2 for ; Fri, 10 Jan 2025 05:31:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736515889; x=1737120689; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=X+ydmhpp1ri+ZdLuckw0JQJHXAllkad5qgHwwB9SlMQ=; b=iPqYj17Uj29+O7BwG6CSjDsrbHKyXrb315FhRiadhUv09OFEyhk35jB5HwEpRnU/46 PfvubI/DVim203F6U/R2cTO5I6chmoRuek4sLr62+puFnrboU0MsSa6lH64Yuqw0rUl6 mX3Yv+RdhoZhxZX4hFWtB35jzQ4w2vAr5S4jl0XRqnlKYDC45FgmS61QxvxQXeTpfNP9 dDjTOGMAAMhWySH/c+rCDLRzZyqH6OdQN9gjSys2yNi0bQUjr7GF4sPulGX0T/KGxu8U bRlfs8J4F/IZKJDPBBoaGUpOTfdhitxjF6XD0KSOc4lF7iIWyKgDGLnMrx9hU46Q8Vvk v5Ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736515889; x=1737120689; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=X+ydmhpp1ri+ZdLuckw0JQJHXAllkad5qgHwwB9SlMQ=; b=RbLbyKJfS2YHANblXSqpwnMQCmTrbra03/4f881ZvPcp/ZtOdcZf5wMRcl3J6iK09Z nXfY3VVVasmb8Mo1JUu2xT5QcKM98rZy1UgY3t03x6tdA1qnX6wl6uZ0BkkvtrAagjHg gORIeypAeWVk2cg1OYSujfcfnkXMFpKdPX9GQ9fqTCCO+ENL18lx/KLUZ8cdP30D32hE GW4khaX/uKBXgOUOHL+gV+fsR1QuVXhqbHOD7hSGPhETpM1QucsDbZ7B5bK24EPEkAch a5OkFN6nQ92EzNyF0fAeMSlLJ1ZPsEdhSirqtOHilpTOIgMqR9PdllMQrogwMZK3BrBC /Pog== X-Forwarded-Encrypted: i=1; AJvYcCVsXkv00VXXFd+QFiee/sgBsusVO8VYUgreiDAwUAVB6BKGMAxxBrJpDAx46ykkuEa3M3ig/lcjZ3CgAuo=@vger.kernel.org X-Gm-Message-State: AOJu0YznURicjAAc0zGSOwnm9ZwAvebn8trYz0K27mVRW/EuXmvucWdL K82Bx6UrFCFMejO3dYNZABTKlva4aQocFG329V8rLq0xmHIYuaUZns8WO48tA8s= X-Gm-Gg: ASbGncuuunqOA358jPo8+Wh5dqeAhuZyZB0sktfJ+66Yq/B+Q4kJs3/h2jrZ11dooNI TlG8IAZdO0B77zsBBNXtB6hK62f27mz4wZvLgvhNcW74l7ayc9aSi4KRh5c3fffX53so5VvBARU iSflP4DoCMwRbJ856IWkM8ZPtZkCQPXbgySHOTa7Y+e/WqtFapHC1xZ/d0JA/JWwYxBZuMj2Zg3 ZtkvE2/yEbVVyh8Pfr8YUI7OStYgeY1mmqFei/iTwtuEggJQeIdN2TbUNII X-Google-Smtp-Source: AGHT+IHOgBZiG80PdI6gQkHthMh4B3T84IIQ+Ibyw1a2z2GuYKQogQiNJn1l8VXim5ZVmA32oxHBEg== X-Received: by 2002:a05:600c:5129:b0:434:a315:19c with SMTP id 5b1f17b1804b1-436e2697002mr94418255e9.3.1736515888894; Fri, 10 Jan 2025 05:31:28 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:2555:edac:4d05:947d]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-38a8e38c990sm4598193f8f.56.2025.01.10.05.31.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Jan 2025 05:31:28 -0800 (PST) From: Alexandre Mergnat Date: Fri, 10 Jan 2025 14:31:16 +0100 Subject: [PATCH v7 6/6] arm64: dts: mediatek: add display support for mt8365-evk Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v7-6-6703f3e26831@baylibre.com> References: <20231023-display-support-v7-0-6703f3e26831@baylibre.com> In-Reply-To: <20231023-display-support-v7-0-6703f3e26831@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=8129; i=amergnat@baylibre.com; h=from:subject:message-id; bh=mR5QEUL3a78L+sYq6qQGF6wk0gc8QlcnD6i8hjpBduI=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBngSEnfupoAl+fwmQa5qOSTPAbmJIL6hR4373elmf0 458SX+OJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ4EhJwAKCRArRkmdfjHURW0yEA CuPFV9Fo6HVc/tU0xJSXz0nxrF5RnoRINBK8NcymyFOqgQ01YsgxmbQ7EOkMpZYEC7rwdPEf6m76kL IO/J742uJp4PrMo8y5HIT2M7JHt2iDeN+6lqD6l2LLbrR4PB8/jbm7+MUx3sWb1glQ4gZR6+PYP2ly BYtfizhiXHI2fbUlTx7hAJgI4UJLH6GknFmdymks71QFUuZCagNVeLyOmOz4n8SAVG01Q3gI0wOy0O I/PssY++/CDoMTCrOBDCYnGZFl7c9Gn6RGqnQqib56iAqpEASBVClNvZzLI77agTswyIF9/F6qG3Mh DlGuJClcHtx286YeKZV434rSLbrSo2U5ekcdDXVLTeOlu5sh1DlYuqiRvFDEGNXI/D4hIno2QfP8v1 3FBi7DJgSLQ3mOSvxnMYDGwmIR0PJwbpBs4b2p95Eqoxmh3EFsD7Zi+gGLaGOrAUG6i30g98EN+IgH fwJ90H/YGThYyhQjfG6fS5F5jW+TIfTIBEfKBvN0OBqOYXeUuT+bG33biHBX7STnySbNYx8Zv4n6Wg SZ1YJOMRWqt9HOeyPee9j6r4VSI8h6iGHLzCb8ehS2wGCL8JFzWnOwlG0SNDmbnJR+/UWWVeuIiqxJ 178DdqVE7lEUy5fqMHXVmbU16vtFtLiOPcwjFfpGTWAUAt8ohG3kV0Soznzg== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 MIPI DSI: - Add "vsys_lcm_reg" regulator support and setup the "mt6357_vsim1_reg", to power the pannel plugged to the DSI connector. - Setup the Display Parallel Interface. - Add the startek kd070fhfid015 pannel support. HDMI: - Add HDMI connector support. - Add the "ite,it66121" HDMI bridge support, driven by I2C1. - Setup the Display Parallel Interface. Fix a typo in the ethernet node. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365-evk.dts | 245 ++++++++++++++++++++++++= +++- 1 file changed, 244 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts b/arch/arm64/boot/= dts/mediatek/mt8365-evk.dts index 7d90112a7e27..c72b2f6f8ef4 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts +++ b/arch/arm64/boot/dts/mediatek/mt8365-evk.dts @@ -27,6 +27,21 @@ chosen { stdout-path =3D "serial0:921600n8"; }; =20 + connector { + compatible =3D "hdmi-connector"; + label =3D "hdmi"; + type =3D "d"; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + hdmi_connector_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&hdmi_connector_out>; + }; + }; + }; + firmware { optee { compatible =3D "linaro,optee-tz"; @@ -104,6 +119,16 @@ sound: sound { pinctrl-5 =3D <&aud_mosi_on_pins>; mediatek,platform =3D <&afe>; }; + + vsys_lcm_reg: regulator-vsys-lcm { + compatible =3D "regulator-fixed"; + enable-active-high; + gpio =3D <&pio 129 GPIO_ACTIVE_HIGH>; + regulator-max-microvolt =3D <5000000>; + regulator-min-microvolt =3D <5000000>; + regulator-name =3D "vsys_lcm"; + }; + }; =20 &afe { @@ -131,13 +156,102 @@ &cpu3 { sram-supply =3D <&mt6357_vsram_proc_reg>; }; =20 +&dither0_out { + remote-endpoint =3D <&dsi0_in>; +}; + +&dpi0 { + pinctrl-0 =3D <&dpi_default_pins>; + pinctrl-1 =3D <&dpi_idle_pins>; + pinctrl-names =3D "default", "sleep"; + /* + * Ethernet and HDMI (DPI0) are sharing pins. + * Only one can be enabled at a time and require the physical switch + * SW2101 to be set on LAN position + */ + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dpi0_in: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dpi0_out: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&it66121_in>; + }; + }; + }; +}; + +&dsi0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + panel@0 { + compatible =3D "startek,kd070fhfid015"; + reg =3D <0>; + enable-gpios =3D <&pio 67 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&pio 20 GPIO_ACTIVE_HIGH>; + iovcc-supply =3D <&mt6357_vsim1_reg>; + power-supply =3D <&vsys_lcm_reg>; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + panel_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dsi0_out>; + }; + }; + }; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dsi0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dsi0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&panel_in>; + }; + }; + }; +}; + ðernet { pinctrl-0 =3D <ðernet_pins>; pinctrl-names =3D "default"; phy-handle =3D <ð_phy>; phy-mode =3D "rmii"; /* - * Ethernet and HDMI (DSI0) are sharing pins. + * Ethernet and HDMI (DPI0) are sharing pins. * Only one can be enabled at a time and require the physical switch * SW2101 to be set on LAN position * mt6357_vibr_reg and mt6357_vsim2_reg are needed to supply ethernet @@ -161,6 +275,56 @@ &i2c0 { status =3D "okay"; }; =20 +&i2c1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + clock-div =3D <2>; + clock-frequency =3D <100000>; + pinctrl-0 =3D <&i2c1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + it66121_hdmi: hdmi@4c { + compatible =3D "ite,it66121"; + reg =3D <0x4c>; + #sound-dai-cells =3D <0>; + interrupt-parent =3D <&pio>; + interrupts =3D <68 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&ite_pins>; + pinctrl-names =3D "default"; + reset-gpios =3D <&pio 69 GPIO_ACTIVE_LOW>; + vcn18-supply =3D <&mt6357_vsim2_reg>; + vcn33-supply =3D <&mt6357_vibr_reg>; + vrf12-supply =3D <&mt6357_vrf12_reg>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + it66121_in: endpoint@0 { + reg =3D <0>; + bus-width =3D <12>; + remote-endpoint =3D <&dpi0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + hdmi_connector_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&hdmi_connector_in>; + }; + }; + }; + }; +}; + &mmc0 { assigned-clock-parents =3D <&topckgen CLK_TOP_MSDCPLL>; assigned-clocks =3D <&topckgen CLK_TOP_MSDC50_0_SEL>; @@ -205,6 +369,11 @@ &mt6357_pmic { mediatek,micbias1-microvolt =3D <1700000>; }; =20 +&mt6357_vsim1_reg { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; +}; + &pio { aud_default_pins: audiodefault-pins { clk-dat-pins { @@ -267,6 +436,49 @@ clk-dat-pins { }; }; =20 + dpi_default_pins: dpi-default-pins { + pins { + pinmux =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + drive-strength =3D <4>; + }; + }; + + dpi_idle_pins: dpi-idle-pins { + pins { + pinmux =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + }; + ethernet_pins: ethernet-pins { phy_reset_pins { pinmux =3D ; @@ -308,6 +520,33 @@ pins { }; }; =20 + i2c1_pins: i2c1-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + ite_pins: ite-pins { + irq_ite_pins { + pinmux =3D ; + input-enable; + bias-pull-up; + }; + + pwr_pins { + pinmux =3D , + ; + output-high; + }; + + rst_ite_pins { + pinmux =3D ; + output-high; + }; + }; + mmc0_default_pins: mmc0-default-pins { clk-pins { pinmux =3D ; @@ -463,6 +702,10 @@ &pwm { status =3D "okay"; }; =20 +&rdma1_out { + remote-endpoint =3D <&dpi0_in>; +}; + &ssusb { dr_mode =3D "otg"; maximum-speed =3D "high-speed"; --=20 2.25.1