From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E6CA1FF7A4 for ; Wed, 8 Jan 2025 16:15:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352952; cv=none; b=VzqiuCMGL7H5gKGBVNPmhPdc8LywxSjQiYoTz77FnFqRfMhiZkQMm8FxayhTXqD1/6cR5C19CVq+WKgUKO23r1SbLlgw0kG/QFBkslk5SG1w6Rjwpw3Bs6ELDjImX5hX9372AugJZ3a45G58HhuJwz0nR7QK/ZjbgzhOuInDBTg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352952; c=relaxed/simple; bh=FQ1WhPXpjYUtDc6OtOLLWvIOFilLCz2YFVE8yhOHTI4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Bx5gispf8inkaxrI5dVQzdxsunP94F8xc36jhmkRWsieVGU/MKaqL6jyrEDq4QwaTj6o+rDANpSKcCDAso2Rw8koVZQBWt4GWo3mlutsSYqv/TP9onRoONCVwdk2LJhjTBfKWJokBW9FkUFtVdYaWS/wP22TgFgX+x2o/8VA1is= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=I1TleJer; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="I1TleJer" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4362f61757fso168346395e9.2 for ; Wed, 08 Jan 2025 08:15:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352948; x=1736957748; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IG3hLas3UfTPkozAfYaKba7ObuA6dtQ/tq4NQXQommA=; b=I1TleJerJYXhfaJC+lIC4H1DV+szwv1ibdAmc8/w4w4BZx7vLfvUoRsnH+a0fDw3B/ KKQWWK7w1BazP8UQuf4a+fnzPHGcNmXdDSJVHGk4jdHxkIVaGRd8DjhDqZdOWFN5tuez ijTujpP2Y2DgDfcLrGaWAhgYI5GsjC84vmTKM4xHzIqiMRarHloFya6wymfXfVvSDnVk b8zKOhdqXhPMOMST45GMQismVLRHvjQ44IvSgzplUOpLuHyTzEx9gfcJUB65u47oBbc8 cUjgaSlGbxqt382U9kL7Kc5D2E0/W6EEp6hS53XykaBTMJ8AshSTf+1qbU53jx3nq4w4 +f/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352948; x=1736957748; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IG3hLas3UfTPkozAfYaKba7ObuA6dtQ/tq4NQXQommA=; b=OBNZiyiMr1qPZuZVzX2m+RyHqIqRq4NkjJkPEu+yuORshkQIYoghDmJJy2Q7bpTrUd EmnrmCLWpkNL7UjnzYER56w9edZiikbY0YpW73Xtc716SRMooJ0DgwHMR1c0USdYjVRq XB9YwF8zywnlfMe65GvnWf8WEnyFzksfNohlRR5NOlj0X6XkjR55u42XPgMaQne041lr QyRsuMfpjqiLZvhNdM8LEK2hAXbCUfsL/TxLdy2UF35bSOteGWPMp86lDorPD8XH2Eej WksunE1IprsvyV2yYX+ar+y5wAdm/5qONMGRgeortlELGZ/bqsJxxQH5wYcILOovSAA+ KXPg== X-Forwarded-Encrypted: i=1; AJvYcCXbshk3KIRI2KVNx75OGG0Tc7JvKc0Ehdxgauoc1ZFSDivvS8E+c71EUpa0hrrxOuH97kUcTklm1fOZj2Y=@vger.kernel.org X-Gm-Message-State: AOJu0YxtppkMerExQoBsJOD/dZWWrZqc5fnrmPphT7bC17nUKaVZ5yxI 6KG9GZL4KdqMlQV2vknwpQO1eMBzb63jTGViuDLriKCh3fcvPQeOxq7akg/oFHo= X-Gm-Gg: ASbGncs0+AFRIoWPgpyw1rod/wAI5kfaVdplNd9E6ucDdNQ9av3bgVBKDErBhNgugoq DeB2oCGiZxuF7F4l6OqIV8du1Y0lCAMPpz/gVgaiKuWwmZzBlVrJt+QuyQ1JWYYsajJEL27Uxp6 CFazqt/YjrFfz+SZU/7rb/5xVISyB8XQglj/KVZO09n2BYodA5MprBVns+RTK3gaoG9qyuJnUli iQfGHqkaOo43KJ3QHq18PBth13UZh+7mcSzNF/jo12IeZC0pH4Y3eL4aQIT X-Google-Smtp-Source: AGHT+IGaEwxTWMsJfLtdd1I6PoPqL/PTANFRWph7aumfUnPlCkceeFP4oivIGxhbB8f3iUZetscqaw== X-Received: by 2002:a05:600c:4ed4:b0:435:330d:de86 with SMTP id 5b1f17b1804b1-436e25620e7mr33395155e9.0.1736352948494; Wed, 08 Jan 2025 08:15:48 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:48 -0800 (PST) From: amergnat@baylibre.com Date: Wed, 08 Jan 2025 17:15:43 +0100 Subject: [PATCH v5 1/7] dt-bindings: display: mediatek: dpi: add power-domains property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-1-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat , Fabien Parent X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1768; i=amergnat@baylibre.com; h=from:subject:message-id; bh=3t/5pxgQVWN7RxuofrCRFkP/dHvG8lcvXKXop7859wM=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSxAVfPOiiIfUU1aZI0sXET3HOzDDreNQ/UVUQf 9pAs9VaJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksQAKCRArRkmdfjHURV9eEA CfysJK9hX3xkHwEMAwlWyxohxYBetop54h6Gncy4LRniwOmHwaHW5GzckCxFRrulUjXJ8QlWAFaElS zuQ4mYO4jWauG1rxAYsPVUmIEmV6gYt9nDspt4oEk1s7XGXtwPDIvMS8hp4hkOoHOtPY/c1KO17ZxN Cu5CHlgsPXPtE0mOi4R4Vl56mKR8BxxBtY1H9FlceZDOTC2JsUCcpelsbF0Gvl1er0x+EIpwRGMLms dURg+Rl8h7q5FSLBnsFVqce/IhTw8mq6lfNk8+5a4D9uOfgeIqpc7rh1oNa+/I+JEcjf0e9Z2w7dwQ X/Fxs/2ALXuK9+uWmIUuKLCmNBzlptr4pK0PeTfSAD5WokQOPnp7Al6+5gF5avoUeUPZ0SqrpRZY8G o1OcxhBWiakMhAncV/t1/WtlqTF9qCPmaAhO3mHaGazYrjQuTWCC3aBxkt1S36+mTwypmRA7YRCIOr g07kxlvKNxEMck3rqP032ddDR5JU0tQPvBSFLnXZuxcXUvCDwqJzfnPyUHjXfOnD7mYA+5ynXrqKtg uvM+O0FAKnJruleQtvWbMs6d6ta6EOqdr+6i+SbqNP1ARB5WeuLQZva2bkGarQdY/G2bOuXE8WVcr9 LaDL2vMN29vq3jlQJpBtUa5iVa1mV/UuY0tmAVhCV6He7z/gP2JPfQBvepYQ== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 From: Fabien Parent DPI is part of the display / multimedia block in MediaTek SoCs, and always have a power-domain (at least in the upstream device-trees). Add the power-domains property to the binding documentation. Fixes: 9273cf7d3942 ("dt-bindings: display: mediatek: convert the dpi bindi= ngs to yaml") Signed-off-by: Fabien Parent Reviewed-by: AngeloGioacchino Del Regno Acked-by: Rob Herring (Arm) Reviewed-by: CK Hu Signed-off-by: Alexandre Mergnat --- Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml | 5 += ++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp= i.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.ya= ml index 0f1e556dc8ef..d3c4942df58f 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml @@ -97,6 +97,9 @@ properties: - port@0 - port@1 =20 + power-domains: + maxItems: 1 + required: - compatible - reg @@ -116,11 +119,13 @@ examples: - | #include #include + #include =20 dpi: dpi@1401d000 { compatible =3D "mediatek,mt8173-dpi"; reg =3D <0x1401d000 0x1000>; interrupts =3D ; + power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DPI_PIXEL>, <&mmsys CLK_MM_DPI_ENGINE>, <&apmixedsys CLK_APMIXED_TVDPLL>; --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 634231FF7B4 for ; Wed, 8 Jan 2025 16:15:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352953; cv=none; b=jGnQZy4q9HleoDpOADMgVRJmpsQTx2p01mttveuq50rKdGYs6lfMQOdnuqaBgTZGIE9jXtf9FC3L8eTnIk1IvSWvJQQeu0l76NNRTDudfXiBjyma+kP18fLgLqaGXKr6nvLe2PuhE3i3NGe/VBUjFkYrPtBGxMT7qbWE4jrdcwU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352953; c=relaxed/simple; bh=Yn0yDiaGCUYQbX+kBDNWi7Wqy2+4x3TU5RubErw6Doo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OZ+MyxldNgFYhRUDpd3g/mb/7uv8Q9oq9B4U5LAqYNRXfWF01J7KVKTPStdq926c2oFzuN2kfRY6+NuGJIeEGKn1zFgoA/0H0Uh2r4xTX+AukwVApYM6JMxmBUw45/brLMvHIOKr1UFWUAL4SZ8FZqkQyk2ecGWdl3ubNwlb60Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=ioTuLL2R; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="ioTuLL2R" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4361815b96cso6345e9.1 for ; Wed, 08 Jan 2025 08:15:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352950; x=1736957750; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fy/DbTIkkOlFt9RUb5dJSds3N2C+4xTIp3gr3Wl8Gls=; b=ioTuLL2Rm9LHL7wQG9zYXlJWIL8v3r6WBZ8jF8IU2FOFKfVnX0SG9eyG4wxeo6oDKP QpcQg8AMtejGdLk1FBDS2h6vbsC8uacK8uQWI7OPICWJLbIHX9Fw0Iae6rKFeFQa7Ikr +rqSOa5ykuCaYVpyS/hu0UiOr/0z3t+V1FN3t4KSeiYilml+FhHZdDyYQm7yu91O59DO aryBp+o3onAnDXJbSTVg4Qjf3rQBGYWsN4+mcYKPt6582V5bz5nLlcg3jUqIuNp3McOb zuAFTcf8762zyotr7UGnL3YI0b3uwCJhrfAi1SxU1WQqNIxBUPJv2aziU22QJDaFUK9G +2LQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352950; x=1736957750; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fy/DbTIkkOlFt9RUb5dJSds3N2C+4xTIp3gr3Wl8Gls=; b=M4REJfQmtdT4NIqikA9XVIbNXMjvJYq2e/6hxiLGoDEGfdv+R5XP36qw8HvtwmVa6U 9ccI1qmeRWZU3WzHw4HieRhW5oqzh4jiV8B+aITKEpjr2ff68ZwMm2AGeFKHvq/bf3O5 9XzadkZMXaSAloJVGoAnLfaFMnT83ocloYw2nYs4TBIGbU8ftwN2ZnwHlK/MRHLMv/89 8IBUlpxk0Vo4UPnDrtCwSEnEXvZNxmdk8nXYT+x9rS+k0qIXu2GrKOJtEGwq6SKQRCcW jH7PGTi/fE7/P2Buq/eM9HVKJdb2aL/pga+BxnIa4xbN+gn+cChBu1r2pDiWYyrKLf/n 09Qw== X-Forwarded-Encrypted: i=1; AJvYcCUUVdXwsjOoMcI1Jc9EPl3u7hSgl9V4OzOMFVQbHVW0Z8+R7wkjfNh/me5lDx7BJ13k4DM6hbVsnNly27g=@vger.kernel.org X-Gm-Message-State: AOJu0YzG5rwcjtnluKijaC+5bW29pc4jIA1iJaIE5vvcS0RBzEq9H8z7 MYU22IRyQN3+yokc8LHMmYfwCGzfcjbKxDKrGyQdyIYKWcDR5mWUIsL6qGcFRG0= X-Gm-Gg: ASbGnctrHOrE/tWDJivFUfjcwHjaEuMF9KdJcA3ZdRHYh5OM4WU6TreBxCuc2w/yhAo aOxpd/sr6HIqnlDa+hgmUbSHMowzAT6qBaiKmpBC2uOJw9qRL5apY+9IJxGl2PoE3KISJtP/yKS NmM/L6fBnx35NYKjq4gY49gL85rKSr+LO1Dy6fphDfDNQfIKxsdDXYwC5CYL3Cp+App/LaD4YAm AerZNC/80HVecAp3g3uDV21OkoyWdw4nQKbG2hH+/Ie71sjpbGeJhV8NsHz X-Google-Smtp-Source: AGHT+IErwM3j92JVYdrvJX3rbay8OfkvXx94igFMozvvvB4mQLpq0RzpMVuPEGWSZVlYGy9bvneCfQ== X-Received: by 2002:a05:600c:1d9c:b0:436:1af4:5e07 with SMTP id 5b1f17b1804b1-436e2696d35mr27681225e9.1.1736352949654; Wed, 08 Jan 2025 08:15:49 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:49 -0800 (PST) From: Alexandre Mergnat Date: Wed, 08 Jan 2025 17:15:44 +0100 Subject: [PATCH v5 2/7] drm/mediatek: dsi: Improves the DSI lane setup robustness Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-2-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1234; i=amergnat@baylibre.com; h=from:subject:message-id; bh=Yn0yDiaGCUYQbX+kBDNWi7Wqy2+4x3TU5RubErw6Doo=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSx5htXrZ1ekJrvaqOwSRFlMwld/dEfa0QLcinc YbzjdD6JAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksQAKCRArRkmdfjHURXnkD/ 4+h/AOARecYGq4oShtmb2NW0jX93mfDG2xklUJT2F6zBdbeNzF6+Hf9vpfH4IpJ8qCOhzaDAiccTsL n/F91FRgA3NhV9vLIweMBfpouNgCAJqDxu2pVQ8JyFArTbNkI6MaA6tXhjHbSFdkiZkH8YSC72VtwM bodY/gV06hSkUUimxNUXCx4v1YuSI8QENLLVyMHqubbw2PAm0ROJpZKngxxzQF9Rq9bqENCWWiJNRY Ytvo7Bx4FGwzHo57pskqyQ1mAmfje/TeJfv7GuFhUpZ61PaoWaCK0/2ewIrMg9c62/X2ZOR3VY1ci/ /+m09ncl6oqERlR2m9zs7k7q9b9jHAEVeeKaCcHuSjYP9kRyfI9jygs7XOJCnpMlcLDLNDRra8gR5X FvhyaNTLwPHtRkcueY6llSeCx569I6CL3vY6Kctoc76+wJN/ZYGXnIRbu977CDV4r/PvTP9njiTJ84 ADMCGK3XcaIRppY8TNSWvsCyP0JBEQSt8lWNXtGem2TkJJePfcXNdp8Dca76q9L7/t6XheWKjOl/CT eO3iTUH5b0ZhjfF7Vbbq8kHA7F82w79IHNou2cAvQaKO3Yx6ExoIWkcvl76WWSaY+eikcL3TgEVN2J keKvH3T/7q8YjxVodQBfIsjyfX9ikYrJJ/UquoQr3Hl0ZXEosxA3at8BhiRA== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Currently, mtk_dsi_lane_ready (which setup the DSI lane) is triggered before mtk_dsi_poweron. lanes_ready flag toggle to true during mtk_dsi_lane_ready function, and the DSI module is set up during mtk_dsi_poweron. Later, during panel driver init, mtk_dsi_lane_ready is triggered but does nothing because lanes are considered ready. Unfortunately, when the panel driver try to communicate, the DSI returns a timeout. The solution found here is to put lanes_ready flag to false after the DSI module setup into mtk_dsi_poweron to init the DSI lanes after the power / setup of the DSI module. Signed-off-by: Alexandre Mergnat --- drivers/gpu/drm/mediatek/mtk_dsi.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_dsi.c b/drivers/gpu/drm/mediatek/= mtk_dsi.c index e61b9bc68e9a..dcf0d93881b5 100644 --- a/drivers/gpu/drm/mediatek/mtk_dsi.c +++ b/drivers/gpu/drm/mediatek/mtk_dsi.c @@ -724,6 +724,8 @@ static int mtk_dsi_poweron(struct mtk_dsi *dsi) mtk_dsi_config_vdo_timing(dsi); mtk_dsi_set_interrupt_enable(dsi); =20 + dsi->lanes_ready =3D false; + return 0; err_disable_engine_clk: clk_disable_unprepare(dsi->engine_clk); --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2D6D1FF7DF for ; Wed, 8 Jan 2025 16:15:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352954; cv=none; b=Dd69PsLotnCE1Llb2xTCty8VqR6+4hG5YuVxUDXGBnDUaoiiGm/PTsHIF0cNps5SIfHGqckhAwTb48mrbFR0/G4ZxQgSYSa+c0X5VEJfGI/ZpGqNwk4HK0JwOF0yqHnjhrRnaU2sObpJCak9fDQHQtNZVzL99gUHJUu7do2zRLk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352954; c=relaxed/simple; bh=27bElByFZ0xMrSU7/Zvj6pVqqNy308V3/BYUONyW0CQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gJ0TdOyR89UjwM2fKH96eVTiX1noeXYE3bD/DNm22mI8y3dkFajuJEdAGAGN0BnIKM6a19H2+O2ljQUAgIhqKWlb5GkKMz2LpZpOPjWTfQN7kbQyB9r4H8HFQx8YibuQ6232vcPw2HCaxvnVTIg+iCjzXPLOoM6qudX5Wa1iY6g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=bMfGXzxZ; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="bMfGXzxZ" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4361dc6322fso113884445e9.3 for ; Wed, 08 Jan 2025 08:15:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352951; x=1736957751; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Z//BQnV3/BLX4Mqa0cv4eDxMczGWbcxFqozmONQlohE=; b=bMfGXzxZfosyZ7i3YUQO64uxvAyPqRH1j+33qjii2+xUmibsyDTGNs/tnfc33/eyOS ZR6ZFuNTrBvHUbtpOk4KRaN4m95YC9jkCiuVArG8YNZDqaf8gxr0aLwOqgDvaBgS3rEf 1Opzxep0NpBIUpINNtStC1EubeUgGLnt1jb/8/kGgqtT4prM2hBBP0/7o4oIwsSS2py6 FhQKJl7YFg/0QlZ1fKV/aKbV0RSVWPaeqiFfDzgig7nefpyYQl2thMIrbjrqkpY32AC1 8Txnt7KHFHbBWAdtmHNRra/ghlCbSvQoSgDsgRsn7Cc/78diKA2BdUOl2ccOa4Mndw2B nisQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352951; x=1736957751; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Z//BQnV3/BLX4Mqa0cv4eDxMczGWbcxFqozmONQlohE=; b=JYDwdcM/WnBjIKF0/zXsZKU7tj8YcAZORt8wzzkj44t3e2jw3KceWLMDzitf8zNbjL WOnc2C+NIOjZtyaaMX+7pnr5NiElOQa0WrWY+h8U3s1EOEp9PurPVpYW823yrcNXBlK5 SYxgKot8/EDI59b+RW/66eV55qIKtAjHo4PTKu6rJTPf2lmm8Mmr9Fu6Eh7NGC7arDD0 Q4h/wC5Ccm5d/Q8OpdU50/BpJWECwwavFENARlUpqNqRQIrYjjK9XBGRGksYQDNITYk+ KOcIE9oz08CoNieSVyR8a8R+O8CG8rWrK0VJhTYUs+isz9yQxbr3H6PqFlIFHSKVwj6M ko8g== X-Forwarded-Encrypted: i=1; AJvYcCWWowqUPOUoRsdjtaLtJYYmi1vmKJkuqJz1DpQWWRC9CKWiRKH4KXE3DLAMbcMDdSUfKW+ufuXaypTXkaM=@vger.kernel.org X-Gm-Message-State: AOJu0YyjiwU9yh8HCkWH1Z9oUgC4tMX+4g7uRkDWclQ0HTzL+D0DUnag Tz6nuV/nfvOPQIdSoxohIJO4Kvk6N7ZMqtVva53zfYKCnflbNfmb+yUShicfKig= X-Gm-Gg: ASbGncuQwkhfofVVAoqBIU1cRTGJVjolwEwjdwS7f5FdzA4O2CsMQBWXBwD3T/Q4T8H NrabEW0OfRJT9EAkHXanlJdzFct4YskUmST6pvavAwbCgxW/APa2r82PhYJECwGOLL6+i2d6sbJ Zc56iV2gRNtoWUbO64jdG8kJYkHukQTA4uwdNFrGI+DWsg5e+4TKswVT/+2OIvRxVVidpzIxASl TRy16omVam/Yc3IQqEJlNB+y2nvY1v48y9wUDzAj8Dwc3Lc2vYsRE7gaVLU X-Google-Smtp-Source: AGHT+IEzYCyDPtmZet9IESJnJcczVG0Tz2UFufCK02FKKCMdlBUnSYYfqsvJZPILRHP2VNY2oh9nIA== X-Received: by 2002:a05:600c:3b91:b0:434:a802:e9b2 with SMTP id 5b1f17b1804b1-436e2696d2amr29002085e9.4.1736352950886; Wed, 08 Jan 2025 08:15:50 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:50 -0800 (PST) From: amergnat@baylibre.com Date: Wed, 08 Jan 2025 17:15:45 +0100 Subject: [PATCH v5 3/7] drm/mediatek: add MT8365 SoC support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-3-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat , Fabien Parent X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1705; i=amergnat@baylibre.com; h=from:subject:message-id; bh=wfidoNqLEIpqSK6RG2PAlzWtAyJfTIKDPdldVFKf2ag=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSye5kt3J6GYi+bZ8GcSkKlLUWKEFFC6cY1vbKW 7FFURcmJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksgAKCRArRkmdfjHURdA4D/ 9fiHHB6Wig9ZucEqwujLgch53Y1WqqZBYFfo6+SJTqGQsJJxWsrL06N+Xh2s0Eih4DivhcJD3H3w5E vhNiI6SW4lRDX6kTOTkriOjx+f5tsRIBynsVgNOz5fC/roAhy7ImU0A62IX++/X21xaHz9ap56xPDn eZgWAgqHrQQlfWbUkOU0C+nl/x7y4a8FPt5WR4zoL5YS+BbNIYycp6+zDrDIbd6DGzGwY6jwY6muVW +9OGsqqZ5JPf/dTVMdmzckiZBEwNQ+h6vTaWAgecDiVrYwo9/WwNKKkwUXxFyytLulD7OsT/hrVCGk fsAymQJIqWOvIb0W4zQq9hsyQ0AFHW8Ysftb5WoP1ZUbSjRj9MKd7TFqt9m7KNCIyJK5JHkwPvX5gV aOOP7KpQmGphVNvHCZyFbqCMZIU+n5wplNAIhO9hVJs65K5ZCWm6vgVASULRYPfiBPUznGAUaKH/t0 Cri9iX59+4+6nwmIu4pht4zfuyzuwclMd6LPPKx7J+KXJ3hn07Hl1Ov8656J6xqeoF/eNbQTI4gaX1 Hj3jlTXUX0K9HOeHj8S3RrB/0BBBewC2bx1dmfa8nZErOgUxLsTnuh7y72F5rbVCmrPcZv3vsFsbJ2 ySpGwkBYjXPGRZZV2QY37k73SRPyon4NdLo/fiuBV9NcOy34ce0V4vezotuw== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 From: Fabien Parent Add DRM support for MT8365 SoC. Signed-off-by: Fabien Parent Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Alexandre Mergnat --- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/media= tek/mtk_drm_drv.c index 0829ceb9967c..5471ef744cc1 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c @@ -328,6 +328,10 @@ static const struct mtk_mmsys_driver_data mt8195_vdosy= s1_driver_data =3D { .min_height =3D 1, }; =20 +static const struct mtk_mmsys_driver_data mt8365_mmsys_driver_data =3D { + .mmsys_dev_num =3D 1, +}; + static const struct of_device_id mtk_drm_of_ids[] =3D { { .compatible =3D "mediatek,mt2701-mmsys", .data =3D &mt2701_mmsys_driver_data}, @@ -355,6 +359,8 @@ static const struct of_device_id mtk_drm_of_ids[] =3D { .data =3D &mt8195_vdosys0_driver_data}, { .compatible =3D "mediatek,mt8195-vdosys1", .data =3D &mt8195_vdosys1_driver_data}, + { .compatible =3D "mediatek,mt8365-mmsys", + .data =3D &mt8365_mmsys_driver_data}, { } }; MODULE_DEVICE_TABLE(of, mtk_drm_of_ids); @@ -751,6 +757,8 @@ static const struct of_device_id mtk_ddp_comp_dt_ids[] = =3D { .data =3D (void *)MTK_DISP_MUTEX }, { .compatible =3D "mediatek,mt8195-disp-mutex", .data =3D (void *)MTK_DISP_MUTEX }, + { .compatible =3D "mediatek,mt8365-disp-mutex", + .data =3D (void *)MTK_DISP_MUTEX }, { .compatible =3D "mediatek,mt8173-disp-od", .data =3D (void *)MTK_DISP_OD }, { .compatible =3D "mediatek,mt2701-disp-ovl", --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97768200106 for ; Wed, 8 Jan 2025 16:15:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352956; cv=none; b=Ewc/3vL/wvBObeLpHi+3KXfl/+JtV2TXKHWLGNbS4ICXnvfgfJQhFfEmp9Kct6+HJOPygBEyiU6ddkzhpi8oyYEHu4bmeO3AIsRZ+xl3k3EjM455peNOpAdACiwsA7c5fk/VJdftobI1RPU/B9r4ZrCCfsl7yvaFDB4SfuW9H+c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352956; c=relaxed/simple; bh=z5v/37P5GAIdDLJPdviMCJVcm6R2ZLfW0o63bhtsj3k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ezbxv3aTtpYpugpRfvu4ra6odRvLvMQ1o6wPlNXrUCcCzjwC9RN8vQZ98NoJ7jZ1IGD3oyTYfEdYt0yzAxkUb/xM/z5AnsRORcf4wLiZqhjpjWuALefHrUxgGhu22L6GhoGgd4JftscRCIzlhuTlgVSTNx01JWt+QygIHecv9mI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=kumqiIYo; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="kumqiIYo" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4362bae4d7dso122012775e9.1 for ; Wed, 08 Jan 2025 08:15:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352953; x=1736957753; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EIN3+R/E8p4a1D64k2o8LyTex7GHx1foOgh0nVt0L10=; b=kumqiIYoO0SbrOpvSsigDqBWLBpK9ApB7K9IBs2rbgwwfGSg9uZD7DOb9KgFe8w3FX FdUbS8LimZGoWk0kq73ks5b8eZ/mMCPX3OfuEgXzXIxJ19oQDCjJvWGt4LtfiNGnN9Zw 2OG5Ue43vc5IclPkcZ8OmcEMOzLdhQJPwc0rWn2k+NoNT8J8BYzZofvGxlbXsxdUBaIm 5I32WtikzwoI5i7TB5TOCSF4mjFeJhIPiRIRsNXQuwZOBQQ5GiaMA5UAymid9uPma+9X UYd0xQlt/y6blLtEDQGiSsvb+8n1atd1umVHODZFqexUDgRgAPhnmPGfqfdI6h3LOMvS RsYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352953; x=1736957753; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=EIN3+R/E8p4a1D64k2o8LyTex7GHx1foOgh0nVt0L10=; b=STELlcbgcqxX0HTujnN1JtAl8EEidSXJYAZrvEwaGoXoFgUkl9CYSE6RlFEGqCZUBH 8KF94mGHpszRYxEhpBpMf5kUnf2XhzzOwRhXhuFyHOxCI4m4BWtKxmUJyM5VIvnSXb2L S0/EU6Mq0KIGd4xs2rLT+aqEVyMP2h91O6706NhOY8AJMGio5W37vGEhG0Y94MPxvJBV GvJT7kQCZjx/BIeobyaeH/rT0yj9/cBZSqvXdXKf5VeaEsTecKL79Het5dwCZVYEis98 7e4m7jfkqPT+g4vCXm62IDgNf9uNG+2uPeQucq1CTSElW7beu+eW+A/mhc+b6QMn7RnF P7PQ== X-Forwarded-Encrypted: i=1; AJvYcCU4iH7AU2BtLXmQbNdG3lhCYRvM63aa1GaFeKTfu1csk4tPiIWPCJGSp23Wi2zEG8RqvCI1aRwsHQEmZcw=@vger.kernel.org X-Gm-Message-State: AOJu0YxmzsDiWJzTlbU0NNR99IjcFXEFhdc/p1oGNxzFK1IskoLNabJF /LTyqZSgAenSQl1hgrAzofgbxZBsbn/VzCyFD9ruG/chEGXPD0NG94Cz4/RaaGA= X-Gm-Gg: ASbGncvJyjy9oicwaOoyyvkc31Z9GR7gOF8YbtNOPZLiUxRgtm9LsXpgY7PQxtluoiS LyJpR0myjKeU2s03kMk1RVNwEQ3tSWEVGubihbrg+8HF4E1kDrBtSsVpniyvQ+SSymSZ0Cu3vet onmT2SpudTSTTLK7W2dxm78kcqxsOtqfVMr9Vh/df+qUm+JVXQiqpPhTktdVaV+VXIbezDXef05 rTqFEghIEfIzw3DPNeHoFrIJ/d2lvGiq1RQz7A7GpN1wQJIstfSORC/gXNt X-Google-Smtp-Source: AGHT+IEosujTc3WZYpXQT40YfA80yrGf731lKmLgaCb0a9KQqnzVjj8O3xm82vCLoJawvZiZZYjb4w== X-Received: by 2002:a05:600c:35c1:b0:42f:7e87:3438 with SMTP id 5b1f17b1804b1-436e255ebb9mr33197665e9.0.1736352952087; Wed, 08 Jan 2025 08:15:52 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:51 -0800 (PST) From: Alexandre Mergnat Date: Wed, 08 Jan 2025 17:15:46 +0100 Subject: [PATCH v5 4/7] arm64: defconfig: enable display connector support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-4-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=687; i=amergnat@baylibre.com; h=from:subject:message-id; bh=z5v/37P5GAIdDLJPdviMCJVcm6R2ZLfW0o63bhtsj3k=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSyJp38Z4BVjerOBBWOKbJ1Lv9thI8YXcWeAwmO 81RFWKWJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksgAKCRArRkmdfjHURdS1EA CCAaOP4XUm/YJjD/FhPHZoz0GAp6Do0Jzcpqb39fjQf06aIytMLTKp7uIzjiLlvQrlpzW08KdneV3C Xge4Aw71aWaUII3nxuZC1I1ea/Ic3onBXuk2/vowGapquz6prNOTeqSv3dwJGtZRPT9RJlxPJjMWaR GUuFRfNEFtC9VU3wu695kAbau/zXGpWdQD3iKVxO6rQCVqOpShFNxSgc6yzkZd31K/gOWcS4aC/jeJ EyG5CDTrw75sHwlCLr1fwGiMqeTvqZP0OJF6pcg3vH6hoezfjKD40rSOHFq0N76BuFG/FVGTnNrYmM nvP4B04usjbOVqH7ObzhOTGthKNf9X44fgWBk6xJhtgPyAftkCbyWEXpJUtqGpXlIquxVJeNeplRJ7 RQqcWC+RJFjLMNqeyqBuBaDd4MFftMEa3TnfetzylAG+RxJ8rVarswdVmWBzl3c7kCmaQO2VY9KhnE z83X7zmZDv0fZ8ZEKHbqvWbMLW4rOq14YJuu/MuUuCMd/op68zsHD/o2MFWXjGzqpc4EUb6ULU1roa 3KBIvljq9+WIQ14j8pSzbZfcpBwTlxXuAqJLAn9E0lxYkE2fDo0dkt1Lu7uv+j5V8QMev18XJPk90C lbNvmR+AJE2HPeQJ5UnDntTJ5fkXjqedj7dc+LZ4Ti4kNTFXMAIapcsA/k4Q== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Enable this feature for the i350-evk HDMI connector support. Signed-off-by: Alexandre Mergnat --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index c62831e61586..b2db31e010ff 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -900,6 +900,7 @@ CONFIG_DRM_PANEL_SITRONIX_ST7703=3Dm CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA=3Dm CONFIG_DRM_PANEL_VISIONOX_VTDR6130=3Dm CONFIG_DRM_FSL_LDB=3Dm +CONFIG_DRM_DISPLAY_CONNECTOR=3Dm CONFIG_DRM_LONTIUM_LT8912B=3Dm CONFIG_DRM_LONTIUM_LT9611=3Dm CONFIG_DRM_LONTIUM_LT9611UXC=3Dm --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB20F200109 for ; Wed, 8 Jan 2025 16:15:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352956; cv=none; b=aaFcdFNnikI6ExvWGANba9RzydkDHl7KEhmGB/z1CO/rP9GBr+c5YBLWa4fCYpqqIr5g5ZYGIVAO/EbXYkGqecvzvsu47n9CmP2e7eRXe8+TYUhJyPaqcLTjpjj7LXKrNvjxLVwu3wMVygkZyX2eIoVhNgXsUIC9Out0/tC7d3c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352956; c=relaxed/simple; bh=/H4ZYocEqi4RE1sb0guDfUix0kyAfFw8e32hk6SxuDc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ChJbqf7RcY7Ub9ci452u+S9KunFhC1pOHc7hRlnaPoQJTF0T3Dq53RWKeuO3nP+HLL1h73+E/AvKRG0EdG2UdqjjZB43tc6vlRP7V1DuxN89U9R+X8oYrUhFfEYI4Q3DrISJyzz6VNbWOb8lBQEMoxVb+DwBQVRF9rO8yhSQOBg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=019Ly4Tr; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="019Ly4Tr" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43635796b48so7167725e9.0 for ; Wed, 08 Jan 2025 08:15:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352953; x=1736957753; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=bZRl/jIT8uB/r9kmnVgG5TBst8UCINOdajarq/Q+Phg=; b=019Ly4TrAwBWGFa+AWFPMOtN8fpFofRaEs9OAi3CltIizhdFCl3MqF9W+kVp3Yoyeo z2J8g1vSrdOiUc1ctTSLJrfKrPuDsWs43KV1Cifn8bIoFePDl+lsqPxCGb7W9eLqbusl us5EV6ff0mGaDaZFkb6lHRCeDXBuvq8B9kRIPnzpUfP76xfWfu5U86P4Q6E2zU4E5MJX 3oH5JDTqta+UaisH9JYOv0b4ZkR6WVdCujfThpo7AIL9jdBqOXUzCfEdK5vP0lH228MY 0NdhbN7zDUchBv3XD5vD13MF/gbplA3i+R7rl7Qytb2dlFaBVUmW4M/1QcCkVlHKqTEt 1HGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352953; x=1736957753; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bZRl/jIT8uB/r9kmnVgG5TBst8UCINOdajarq/Q+Phg=; b=ch0IzJvNO4Wj5xRxB91XzxE1tVEXwGMHjbLq9u3tth2HIaQrhF8IcV4kBnRyuTZCHz ueY4twMjexQ0ZP2RoWInbRAbStja23sy1eX6zaEmMH9aQlR3Or5lJAH0j7REXI4BjdS4 Klwf3pjHcAuxwelP488Rw4JaQPpDuStLo7l6ue10UOL1SaURjO00u2rwjAAA0aw1kjjt f+LdCYFmxQASDaGbnGvFTrS7/SaS8sFfGtRf16Lygzd1HrCDv88kSEwP/FsCxpnUiq/P kVzhc0HXoA1JuBiOUzlpnLsWu1c/qdig3Wxc9vSeI5fgzbx7F2oejwliJ44BqnEVeL2U KHoA== X-Forwarded-Encrypted: i=1; AJvYcCW9egE6ydlrVq9XQ6NivDA05OVPmSUcM7mX7nYVry04w9DBdGK0pYF3aU2LciFrfRKQNH6DYxPYYZeYL34=@vger.kernel.org X-Gm-Message-State: AOJu0Yyn+JxKkot0Qz4naG9UILmkhk9KKUlU4FpWEWGjFDC1SzB6amnb /EKlyL35aoj130qXBd7d5RjQu1Qrh9i7ly8cJ6TjwdNy47bBEx1QICOE9H2Ak04= X-Gm-Gg: ASbGncutSlQGlfKHMNvLFOSCqXcDGlmR/XcQayhQgh+NQI9aC1ZHoZv6O+TjcJvShCz voAaA4k0bNajVz8GJAJN9sK4FBZsAcb8tZWYMKfDzFUZyz6EmLPmRhh7D24qufiNyon89kb00Dg yn7IK2JOdSgMmu0rdQXbAaQDcqxLBK8XYVwz23Mug/SZoOvtKEbXTkDbWclkFMrPkyvLlrwcBDx KCnLwpxyVVhLXETcvVNfWAg/zg3zIm5gV2Cu2VTe4tjqZhm50ZxzjWoe2dO X-Google-Smtp-Source: AGHT+IGT2W9yiRNnHWhCQFwEtFEOBt+fTSjqZ7msqjn6YQpc4lBgX0/mDPLImROOnOo9J0j7h9H6Gw== X-Received: by 2002:a05:600c:1c28:b0:434:ff08:202e with SMTP id 5b1f17b1804b1-436e1de8c6bmr31114125e9.8.1736352953222; Wed, 08 Jan 2025 08:15:53 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:52 -0800 (PST) From: Alexandre Mergnat Date: Wed, 08 Jan 2025 17:15:47 +0100 Subject: [PATCH v5 5/7] arm64: defconfig: enable STARTEK KD070FHFID015 panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-5-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=772; i=amergnat@baylibre.com; h=from:subject:message-id; bh=/H4ZYocEqi4RE1sb0guDfUix0kyAfFw8e32hk6SxuDc=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSyZUqWDoRMqRxRWHdPZ1OmxpMWlPUStE40NTbR Qh5ok4mJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksgAKCRArRkmdfjHURcKfD/ 4j0lpGO03jOuFcKFmvdaUaWEoZgiGAxt8XbpFYnaIbzTWK37FaYHEIf0bmWVzjb36+j7dMvjk3G0vE tDu1yKnGhJNNZvpXYAotSbPYGfrG0wFGa53PDQ25CFHWfjw6AuBoMmQx89hkTD7WXlECivSkpMG9Ex /dM+uCbl7m7BimpucKnVF8YrFNrw3vGeLald1Otgt9AWwjDSsCeU2Oy57L+BnP+/eBI+jmv9r0Dap2 M4p1qYPfkMm3ebiLkEUvu2THntvG+8inAV+RvNAoRWfLaGejPYVB5zrPi2DJoECyhMvYKLIu6m23Kj gGa1P8jpok/dMlR58qCfw7xoFeSqTItsSI/W4p6Xymz2Htq+CQJjI0sQW6r52jj0GTGK1mE86Zkyh5 V43A6rJeF+D2c9KFPX/DU0TOts8T7yrae/3G4Kx9mIae1bYWIRqROUP027GtOiWt0Oid5EENR+fxWW hrZONNg7KZIhiRHx2lgcdSCRSSawj8U5v/OFOVgl7n8aDGMm4L20ldq0upuGTEH0/58PvzDPNm1lxM 5DnnNPlY2E3sd6V8WfmAMkOdZC4b6Z0cPzIq/yUilH6307scGsEPpoehZoNfiLRnAep0Mj4wsSrsM5 GWG7aY9McdcqYrM94dwZQtfzr98WvGjRc61h8Py9+LTeTBkcxSX/bKsb8KOg== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Build Startek KD070FHFID015 panel driver. This MIPI-DSI display can be used for the mt8365-evk board for example. Signed-off-by: Alexandre Mergnat --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index b2db31e010ff..1e2963a13500 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -897,6 +897,7 @@ CONFIG_DRM_PANEL_NOVATEK_NT36672E=3Dm CONFIG_DRM_PANEL_RAYDIUM_RM67191=3Dm CONFIG_DRM_PANEL_SAMSUNG_ATNA33XC20=3Dm CONFIG_DRM_PANEL_SITRONIX_ST7703=3Dm +CONFIG_DRM_PANEL_STARTEK_KD070FHFID015=3Dm CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA=3Dm CONFIG_DRM_PANEL_VISIONOX_VTDR6130=3Dm CONFIG_DRM_FSL_LDB=3Dm --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07E20200BA8 for ; Wed, 8 Jan 2025 16:15:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352958; cv=none; b=TDMhluv4fSBt6MMwCiKHQk3RZSKMl/BJcUWKSaIoewMQXFwxOGR5xuka64QdMqWKFlS4729QlG/3b5zEKe5l7LsxdIwnhuUDkoG4cUpYxzivcm8jiMjFAc7TnpE3qIWrlyZMO7l3HAdrvew1dJDcbRBa+HTeWe646ygP/YAMjbs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352958; c=relaxed/simple; bh=yWk8HLzOpkZhXK2l7uxJYBkmU29C+tC9uY/Wa+pPUI8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IdWLlY5OjazfvlLy0toB4jg0QIBv0HCCnh/JtYRQb01SYLPzNiLv22dHFpzO87vf/xZ13nKOl4l8ooR5Q9FRTfwxfaaIb7bWxYK9H8ZQ2sOCf3qbcHEEh13aau1l6mxFD1AEyD3yRkCp+U0z6nBRXD6ktNO27yRY+mCKAUKsUAY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=CQV//IfF; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="CQV//IfF" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4363dc916ceso6934125e9.0 for ; Wed, 08 Jan 2025 08:15:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352954; x=1736957754; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wn0z/hnPHRXKbB0BiiICrVZl9kYhQ/tTXH5ga1zPWyc=; b=CQV//IfFJDC0KHp2XQRJ4Eh1XNAzqehLZ7/6futtrLF6VXzfPalVlPybNMEDZk/QE5 soUfi4LGnio2G70VOPN2D85QrD7oNKXwEecqkMbICY6oMurFzU4urdf3WkkQ+Gjytm+g JsLLYAzS7AWZl9l/zsoWm0DDjACuWLsoR1DBWiyvyAQKzYXvTDAyKfiNdbJY1nBDWuzD CwR+TRWRntOrNJnYJm7pUo5mzRgkYuPY9XqEN4OWrJzqUaUA1rizv8SEEfgch9g1BbRf dQ3ehs4Yg818chcBS+KttG8BCxF0+LEa8T46wlxJpsvHa74ApN+KOnPeI5UVuqGHTXJJ itQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352954; x=1736957754; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wn0z/hnPHRXKbB0BiiICrVZl9kYhQ/tTXH5ga1zPWyc=; b=I9eYvO/HT8BsgPxqD1ZRONYUehL7HI0K34Vt0U3Z7CJuRhW38Qd0tcVClFPPVXMU7r pTwCfl1Yxg2yiGdh50xFJVihY8o+ZkSf+0PdOFNLG5l/069BbAa6jO6lFJ40eazbDo9B ZgcMimEqIq5fMtutSKNtI4lJNwQ3U9Uazox+5c0N5wccvJYrad0L4t7CC71s1PAI08p9 TBYwFW/ttpNFtCgFzTxgaIBAapPwFzhAgWhZMB5E8cTN5kPrswiij3XBdxORNButfB51 glVAfLXE43SnmeAKgTJKFDbcMYHzSLIjfbzbeY5VlDT+TjKXSN4oTVitEwPKmixdnQjv h1Sw== X-Forwarded-Encrypted: i=1; AJvYcCWiiBf3S0uensqoJdfM8n7TjW26KxJPEKbxqfSmofs4ERfk+gJPjnGF/ee6r0D8JqqWIlupwgY0HvAF3ik=@vger.kernel.org X-Gm-Message-State: AOJu0YzKK/IH68DnDIIvYIvD2d3YWCx6F4lKwY4g/K9TXjaIw7YNcAOS L++5um14VJBUiGStSflQFPQSNARbxniHkAVbKc3g5Za4E/RC5dmtgEunJ99wBFY= X-Gm-Gg: ASbGncsqrAOIhFrrszvzE9SFWA9SwQux1jvTMrj6j9ByEj3eau2oaasAkz/u5r32l7S kc3NzQREc8/2xLgMN+ePDYIT9fPjA2Njn7NfpEoNfUFT1k3TL3FPcYoW0B3BoAGRAxrKv7ETrkH iP1luERIuZ+mo49+iiGTxFXS+D1cPfaCPrlMp3eged1mXVCEQsB7XEr3SYyvBEdFIscR6ODb9Rx 677mtFeO3ZI05wRVY/IxetjuQwdVAegyxTP2T10h2SIjHRn2RMTGLZiOMRc X-Google-Smtp-Source: AGHT+IHcsbLGPbCsRVGvojohrTvEnyypNhqIuN7WVwirYVpfixaNp8c/Hkxpo9jV/elwYELpq5m9lA== X-Received: by 2002:a05:600c:1d11:b0:434:e892:1033 with SMTP id 5b1f17b1804b1-436dc1b95ebmr61286195e9.2.1736352954396; Wed, 08 Jan 2025 08:15:54 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:53 -0800 (PST) From: Alexandre Mergnat Date: Wed, 08 Jan 2025 17:15:48 +0100 Subject: [PATCH v5 6/7] arm64: dts: mediatek: add display blocks support for the MT8365 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-6-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10846; i=amergnat@baylibre.com; h=from:subject:message-id; bh=yWk8HLzOpkZhXK2l7uxJYBkmU29C+tC9uY/Wa+pPUI8=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSyzrt8ChVQ58c0u08e+XuEpdHbrq5PUizBV5YT N4r2AKqJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksgAKCRArRkmdfjHURZ2WD/ 0bs+zZU7Pak9RQ/RDLmf62ST/AUr1yNNRAzqybobUSZCl6seRBKUZRgV2RoHVEWdG5axUXT5aIMoIY DC7bvTKdypRLwTUpCXCAjPNg9dhDDe6CTicpsGia68igb5HT4dB1xTKVzU1GVDjKDLtRAvEnK5IT2l 3dSc+FnBui0xq2cRgFeAu9ITqy0T02j9Vnyojqx02F+JFDdrUrY8BAF8c9SuQjxboOPLPVPkbwzzKY dXAX0H+RNcz+r8wkLqJbqgBf1G47VzczvaQc6SQbaMewA9ovsQiUMycAPco4EiXdLs8F2v4V9ZaItk +2+SLacwGgKEV9+Tj3WbvEvCDLe3pWX+RsxotkZFcj1gBJq8O8TiMrYpXrOSYWWvRTmMWcB8SIf8pf EzH2/TDJpPyGI/JerWayYZmeMEFAW1rMsa5M3uiK2OMACpN1oEAVEJ1oYsbTxSNK2PecOrbE9V3K0x 3EFLfWF49POdn73Wmm1ueYhFrWAAN9mw60O4flQvEhiSQUfXILStzQFwGz09SkbukBnr0cny63KYak A+r3fYSqpZYTuPNHR1HxbKdgqcTIheb43e/jsbyYty6B7ip/RaZ2T0LBH2/idyzpo+hGzpvdfDWxjx P/NF1HYEEopTHiWQomgXxFgNGCM6sWHXbW3nunLX/9IcnCu2x9ynJD9NQtiQ== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 - Add aliases for each display components to help display drivers. - Add the Display Pulse Width Modulation (DISP_PWM) to provide PWM signals for the LED driver of mobile LCM. - Add the MIPI Display Serial Interface (DSI) PHY support. (up to 4-lane output) - Add the display mutex support. - Add the following display component support: - OVL0 (Overlay) - RDMA0 (Data Path Read DMA) - Color0 - CCorr0 (Color Correction) - AAL0 (Adaptive Ambient Light) - GAMMA0 - Dither0 - DSI0 (Display Serial Interface) - RDMA1 (Data Path Read DMA) - DPI0 (Display Parallel Interface) Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 336 +++++++++++++++++++++++++++= ++++ 1 file changed, 336 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts= /mediatek/mt8365.dtsi index 9c91fe8ea0f9..fdd570ca2d20 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -10,6 +10,7 @@ #include #include #include +#include #include #include =20 @@ -19,6 +20,19 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + aliases { + aal0 =3D &aal0; + ccorr0 =3D &ccorr0; + color0 =3D &color0; + dither0 =3D &dither0; + dpi0 =3D &dpi0; + dsi0 =3D &dsi0; + gamma0 =3D &gamma0; + ovl0 =3D &ovl0; + rdma0 =3D &rdma0; + rdma1 =3D &rdma1; + }; + cpus { #address-cells =3D <1>; #size-cells =3D <0>; @@ -608,6 +622,15 @@ spi: spi@1100a000 { status =3D "disabled"; }; =20 + disp_pwm: pwm@1100e000 { + compatible =3D "mediatek,mt8365-disp-pwm", "mediatek,mt8183-disp-pwm"; + reg =3D <0 0x1100e000 0 0x1000>; + clock-names =3D "main", "mm"; + clocks =3D <&topckgen CLK_TOP_DISP_PWM_SEL>, <&infracfg CLK_IFR_DISP_PW= M>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + #pwm-cells =3D <2>; + }; + i2c3: i2c@1100f000 { compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; reg =3D <0 0x1100f000 0 0xa0>, <0 0x11000200 0 0x80>; @@ -704,6 +727,15 @@ ethernet: ethernet@112a0000 { status =3D "disabled"; }; =20 + mipi_tx0: dsi-phy@11c00000 { + compatible =3D "mediatek,mt8365-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c00000 0 0x800>; + clock-output-names =3D "mipi_tx0_pll"; + clocks =3D <&clk26m>; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + }; + u3phy: t-phy@11cc0000 { compatible =3D "mediatek,mt8365-tphy", "mediatek,generic-tphy-v2"; #address-cells =3D <1>; @@ -731,6 +763,26 @@ mmsys: syscon@14000000 { compatible =3D "mediatek,mt8365-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; #clock-cells =3D <1>; + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + mmsys_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + mmsys_ext: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_in>; + }; + }; + }; + + mutex: mutex@14001000 { + compatible =3D "mediatek,mt8365-disp-mutex"; + reg =3D <0 0x14001000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; }; =20 smi_common: smi@14002000 { @@ -756,6 +808,290 @@ larb0: larb@14003000 { mediatek,larb-id =3D <0>; }; =20 + ovl0: ovl@1400b000 { + compatible =3D "mediatek,mt8365-disp-ovl", "mediatek,mt8192-disp-ovl"; + reg =3D <0 0x1400b000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_OVL0>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ovl0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&mmsys_main>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ovl0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_in>; + }; + }; + }; + }; + + rdma0: rdma@1400d000 { + compatible =3D "mediatek,mt8365-disp-rdma", "mediatek,mt8183-disp-rdma"; + reg =3D <0 0x1400d000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; + mediatek,rdma-fifo-size =3D <5120>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color0_in>; + }; + }; + }; + }; + + color0: color@1400f000 { + compatible =3D "mediatek,mt8365-disp-color", "mediatek,mt8173-disp-colo= r"; + reg =3D <0 0x1400f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_COLOR0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + color0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + color0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr0_in>; + }; + }; + }; + }; + + ccorr0: ccorr@14010000 { + compatible =3D "mediatek,mt8365-disp-ccorr", "mediatek,mt8183-disp-ccor= r"; + reg =3D <0 0x14010000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_CCORR0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ccorr0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ccorr0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal0_in>; + }; + }; + }; + }; + + aal0: aal@14011000 { + compatible =3D "mediatek,mt8365-disp-aal", "mediatek,mt8183-disp-aal"; + reg =3D <0 0x14011000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_AAL0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + aal0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + aal0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma0_in>; + }; + }; + }; + }; + + gamma0: gamma@14012000 { + compatible =3D "mediatek,mt8365-disp-gamma", "mediatek,mt8183-disp-gamm= a"; + reg =3D <0 0x14012000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_GAMMA0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + gamma0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + gamma0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither0_in>; + }; + }; + }; + }; + + dither0: dither@14013000 { + compatible =3D "mediatek,mt8365-disp-dither", "mediatek,mt8183-disp-dit= her"; + reg =3D <0 0x14013000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_DITHER0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dither0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dither0_out: endpoint@0 { + reg =3D <0>; + }; + }; + }; + }; + + dsi0: dsi@14014000 { + compatible =3D "mediatek,mt8365-dsi", "mediatek,mt8183-dsi"; + reg =3D <0 0x14014000 0 0x1000>; + clock-names =3D "engine", "digital", "hs"; + clocks =3D <&mmsys CLK_MM_MM_DSI0>, + <&mmsys CLK_MM_DSI0_DIG_DSI>, + <&mipi_tx0>; + interrupts =3D ; + phy-names =3D "dphy"; + phys =3D <&mipi_tx0>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + }; + + rdma1: rdma@14016000 { + compatible =3D "mediatek,mt8365-disp-rdma", "mediatek,mt8183-disp-rdma"; + reg =3D <0 0x14016000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_RDMA1>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; + mediatek,rdma-fifo-size =3D <2048>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma1_in: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&mmsys_ext>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma1_out: endpoint@1 { + reg =3D <1>; + }; + }; + }; + }; + + dpi0: dpi@14018000 { + compatible =3D "mediatek,mt8365-dpi", "mediatek,mt8192-dpi"; + reg =3D <0 0x14018000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DPI0_DPI0>, + <&mmsys CLK_MM_MM_DPI0>, + <&apmixedsys CLK_APMIXED_LVDSPLL>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + status =3D "disabled"; + }; + camsys: syscon@15000000 { compatible =3D "mediatek,mt8365-imgsys", "syscon"; reg =3D <0 0x15000000 0 0x1000>; --=20 2.25.1 From nobody Fri Dec 19 17:35:45 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F362204089 for ; Wed, 8 Jan 2025 16:15:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352959; cv=none; b=TZobRNj0fLTFiIrNVZATOtcslUtPPBeWJVYvMhYk6KlBI4t5L4JyCnHFAzOQ/5FFGt8axCeF/6PJoXN7w9UZCN4mmlqwbxNePzdP2vuU/YNk2M0GhRa5DxS6qPEVIGx3vSI+fLiXpsQXJfED1nyT4iQuxt2ZBZhsawj31+eNULo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736352959; c=relaxed/simple; bh=oiBrgFDEH8oR9i80NmibPY4/A6M1F7T8QsUsAz/D+YY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VL8HnFroZAjKO09m6n5JMcPWN0fmy2SikMerz3owemVeum7506ZgezmmOzHs35CbugyB5NAAmQZ/WG9FymmJb5W1sWOcPm1WHh2r5ESXTSGT5vNJ/9RA3kOze/oZwuCL9I+/E4GEhtvXy6SmMGQnSiepFJM1dnzTwzrPPSycQm4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=Hm8j9Tzz; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="Hm8j9Tzz" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43625c4a50dso158495e9.0 for ; Wed, 08 Jan 2025 08:15:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1736352956; x=1736957756; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZCHTeF6R0fGhSKfSt6MjkqVYus+rrnV1ENn9wfkH0OE=; b=Hm8j9TzzotXNoIzX5KpPhLrs6bkY4o98WhICbluClwep3jQt4yJ41EGarO/+IG/AEj R/w4gzgsY69gxv0H2Codli+POXeNt7Xglx4aggiCntqlry39CtxLg5bDI26OeVnUjlhI vR4DyW7pXKbGxmJs+dttqWjH/CXltxjrUZm+fe/yIRk9WFFyGyA64tV2CgqAZlu5k1TD lX5uDtR5OzntqsuH7cJvKcmBJfDBGtS3dxOJi2mKvur9Y931GKd+FN3ART8xUTirOgyE NzQVsNQDoHVpE4CWwt9laR0ZKOgC+EfYcUTqKXKd5aILwgxIRsR+qQayTLXjQ0acJljN 6K8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736352956; x=1736957756; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZCHTeF6R0fGhSKfSt6MjkqVYus+rrnV1ENn9wfkH0OE=; b=XXi4PLIRE5bpFKdE3OZ772ow6U5M+mxDANS6EMtsuB4kypsm+s648g1f/SvqLLX+G4 MPur0+cuVxSQzn+NWV+6DgiEgHF8Tb7RBBgRIfD8h8ludNRRtX126ACKHkpw7quSFDjx nblxpP7o6xlGkofLhPgIHr5FaF2oprchutg8+Oj3XMBrAktC/eN4s9/PTmL/67oMSwY+ CKalpLdnVxNtsDQHc3TYrbMVR2z9gWfJpLFEQ3DxeZMt0TyPCmjrJPV0EjDRJ3pKG74C iCqSgst26vTQ+KFuRV496NO2PreBWC3vQ8uiiZcCXT9LACpciFBAJFMWHDYZzqh82z6E 95aw== X-Forwarded-Encrypted: i=1; AJvYcCUpcJRt3EzjWFg789n+e5lbY3eqHGNqV0qUTfeoLMA3Jn09cRk9LdkNDuvyRqAfHVMBzlCPRjpTsBUGLTg=@vger.kernel.org X-Gm-Message-State: AOJu0Yz6Z/9DcMPeLKETx+H7rJxBO04gQ5wGdgK5bIDraWtEYX+4xKHl squZzu3wpV+TYqoJ+GD/21MH51v/myxWTJrkdtTHu8mc9xDvUUhdqGMBinm1r1k= X-Gm-Gg: ASbGnct3f6+DzyjXtP0yNwvS9qf80X19p+BjG7HlqmNnL8c7SQiPfFDGkmvOB0L4Boe nF7mdlWteJd5nXU+cY/lXuWyiKrWwr6K7stAY7e0akp4kKszlmg7reWlFa8/jOdedVZ+3CjvkYx P7ERwCx6RHoX1jRWX2qew2fJchbAMl95+SyEYxVYf3U5oNNnQhC0IRmV1zr+w6KfqKjjZ1XI/Gq oWDdfGKlGZ/r/Yt31vOdlrds/51nXtfBRly6pVCMvObGwTavwJZ4laAQkE5 X-Google-Smtp-Source: AGHT+IHEILDWRs/8ApjgnIf3rSHJHPFt1S4VS+egmv2pZWmzR8KQn/GFSJiwtiZAUp1S8eGd/C13oA== X-Received: by 2002:a05:600c:3c85:b0:434:a802:e99a with SMTP id 5b1f17b1804b1-436e267821emr29030295e9.4.1736352955584; Wed, 08 Jan 2025 08:15:55 -0800 (PST) Received: from [127.0.1.1] ([2a01:e0a:5ee:79d0:a6ac:e6d2:88e3:8ea1]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-436dd14dfcasm44378105e9.1.2025.01.08.08.15.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2025 08:15:55 -0800 (PST) From: Alexandre Mergnat Date: Wed, 08 Jan 2025 17:15:49 +0100 Subject: [PATCH v5 7/7] arm64: dts: mediatek: add display support for mt8365-evk Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v5-7-3905f1e4b835@baylibre.com> References: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> In-Reply-To: <20231023-display-support-v5-0-3905f1e4b835@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon , Simona Vetter , Simona Vetter Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=7455; i=amergnat@baylibre.com; h=from:subject:message-id; bh=oiBrgFDEH8oR9i80NmibPY4/A6M1F7T8QsUsAz/D+YY=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBnfqSyi4f+hfO2Xem78DOLGc6XqILcDRe5cULnYQi1 OgtZHHyJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZ36ksgAKCRArRkmdfjHURTdREA CY4yXPx/AEV2nA/rnJ7EXj25fNHH7L/Agasp+OirSRe0XBZ+UJbRKSKfDGhqRYnOZeE3kVhrT1HxhY upyqqZRuRBX2Al677eHWM8gphdCS36bGEJvfGZVF74ZhRB3BJvJ+FYrT08CWQnZ2FW6zonb3lRhfup 9LX7qmG5B5p7eFtA/i9JDJOhld0c13OzbWboBOdYQMB9VoMs7uzixqb4pvLMy+lTpLiiwWLgLLNmmA z7LTKZ8kSFeFjYIr8zNhKagj8xenWPSKU83ffIfOeWMPW0+h5jLUPwwMmJ+m5s0++D5f6FZlU3aGUZ XlnSXp2NzaW2576+QSbC1SA+woGOm6pF79Ko+9RttTzNAmq+lCM4oqCLveluu91YTldbC8awX75Dps 3Z8ZZ2utsumKVPOB00p+pRVLa9NAZvezd1TFtwAdu5CAplw5NfBFDsxhqeprRDB7KqzjQKotmDCWPy b1OE/SoJFlA2vYcCQclJslYbVt/uKfFH4QmeslLXBm7bsn75MObUDs9itOmJSUkdYpW/s3pGIk3grx X+m48DFDSDx8A+FqrEFc7yVv/NK1pbBxDIUVkUG+2LYrAIPB98I9lPDJkxHUIc7SOkbX56sB+DM77Y lu6MbzowJnXAmFOhEs2QxREIslKwiADDCfJNrgMOGGF6qFjffBNDExOpMMIg== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 MIPI DSI: - Add "vsys_lcm_reg" regulator support and setup the "mt6357_vsim1_reg", to power the pannel plugged to the DSI connector. - Setup the Display Parallel Interface. - Add the startek kd070fhfid015 pannel support. HDMI: - Add HDMI connector support. - Add the "ite,it66121" HDMI bridge support, driven by I2C1. - Setup the Display Parallel Interface. Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365-evk.dts | 236 ++++++++++++++++++++++++= ++++ 1 file changed, 236 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts b/arch/arm64/boot/= dts/mediatek/mt8365-evk.dts index 7d90112a7e27..61a58a1faee1 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts +++ b/arch/arm64/boot/dts/mediatek/mt8365-evk.dts @@ -27,6 +27,21 @@ chosen { stdout-path =3D "serial0:921600n8"; }; =20 + connector { + compatible =3D "hdmi-connector"; + label =3D "hdmi"; + type =3D "d"; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + hdmi_connector_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&hdmi_connector_out>; + }; + }; + }; + firmware { optee { compatible =3D "linaro,optee-tz"; @@ -104,6 +119,16 @@ sound: sound { pinctrl-5 =3D <&aud_mosi_on_pins>; mediatek,platform =3D <&afe>; }; + + vsys_lcm_reg: regulator-vsys-lcm { + compatible =3D "regulator-fixed"; + enable-active-high; + gpio =3D <&pio 129 GPIO_ACTIVE_HIGH>; + regulator-max-microvolt =3D <5000000>; + regulator-min-microvolt =3D <5000000>; + regulator-name =3D "vsys_lcm"; + }; + }; =20 &afe { @@ -131,6 +156,88 @@ &cpu3 { sram-supply =3D <&mt6357_vsram_proc_reg>; }; =20 +&dither0_out { + remote-endpoint =3D <&dsi0_in>; +}; + +&dpi0 { + pinctrl-0 =3D <&dpi_default_pins>; + pinctrl-1 =3D <&dpi_idle_pins>; + pinctrl-names =3D "default", "sleep"; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dpi0_in: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dpi0_out: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&it66121_in>; + }; + }; + }; +}; + +&dsi0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + panel@0 { + compatible =3D "startek,kd070fhfid015"; + reg =3D <0>; + enable-gpios =3D <&pio 67 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&pio 20 GPIO_ACTIVE_HIGH>; + iovcc-supply =3D <&mt6357_vsim1_reg>; + power-supply =3D <&vsys_lcm_reg>; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + panel_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dsi0_out>; + }; + }; + }; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dsi0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dsi0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&panel_in>; + }; + }; + }; +}; + ðernet { pinctrl-0 =3D <ðernet_pins>; pinctrl-names =3D "default"; @@ -161,6 +268,56 @@ &i2c0 { status =3D "okay"; }; =20 +&i2c1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + clock-div =3D <2>; + clock-frequency =3D <100000>; + pinctrl-0 =3D <&i2c1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + it66121_hdmi: hdmi@4c { + #sound-dai-cells =3D <0>; + compatible =3D "ite,it66121"; + interrupt-parent =3D <&pio>; + interrupts =3D <68 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&ite_pins>; + pinctrl-names =3D "default"; + reg =3D <0x4c>; + reset-gpios =3D <&pio 69 GPIO_ACTIVE_LOW>; + vcn18-supply =3D <&mt6357_vsim2_reg>; + vcn33-supply =3D <&mt6357_vibr_reg>; + vrf12-supply =3D <&mt6357_vrf12_reg>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + it66121_in: endpoint@0 { + reg =3D <0>; + bus-width =3D <12>; + remote-endpoint =3D <&dpi0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + hdmi_connector_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&hdmi_connector_in>; + }; + }; + }; + }; +}; + &mmc0 { assigned-clock-parents =3D <&topckgen CLK_TOP_MSDCPLL>; assigned-clocks =3D <&topckgen CLK_TOP_MSDC50_0_SEL>; @@ -205,6 +362,11 @@ &mt6357_pmic { mediatek,micbias1-microvolt =3D <1700000>; }; =20 +&mt6357_vsim1_reg { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; +}; + &pio { aud_default_pins: audiodefault-pins { clk-dat-pins { @@ -267,6 +429,49 @@ clk-dat-pins { }; }; =20 + dpi_default_pins: dpi-default-pins { + pins { + pinmux =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + drive-strength =3D <4>; + }; + }; + + dpi_idle_pins: dpi-idle-pins { + pins { + pinmux =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + }; + ethernet_pins: ethernet-pins { phy_reset_pins { pinmux =3D ; @@ -308,6 +513,33 @@ pins { }; }; =20 + i2c1_pins: i2c1-pins { + pins { + pinmux =3D , + ; + bias-pull-up; + }; + }; + + ite_pins: ite-pins { + irq_ite_pins { + pinmux =3D ; + input-enable; + bias-pull-up; + }; + + pwr_pins { + pinmux =3D , + ; + output-high; + }; + + rst_ite_pins { + pinmux =3D ; + output-high; + }; + }; + mmc0_default_pins: mmc0-default-pins { clk-pins { pinmux =3D ; @@ -463,6 +695,10 @@ &pwm { status =3D "okay"; }; =20 +&rdma1_out { + remote-endpoint =3D <&dpi0_in>; +}; + &ssusb { dr_mode =3D "otg"; maximum-speed =3D "high-speed"; --=20 2.25.1