From nobody Thu Sep 19 23:08:08 2024 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC97B1509AE for ; Thu, 23 May 2024 12:49:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716468589; cv=none; b=dLDIRFZ7+yvJc48FSUCpLvFPXQRa3XcEV7s4ALQNdbv0HlROP6gj3IH1R5nsfZ9qFHhqmD4x/cHJzEVPh6Q8xrAtUVORn0IbbV6q9MOjWyG9IfEICFjx5HBfBQ2gc6ikhGDNIMkMG8qwCyoc6jy5cb/yb5mZ6NOwNEl8NwWF/pQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716468589; c=relaxed/simple; bh=lU/uMCxAKyj9AwKsnWy/Ow0+0Mx6C47OWj2fk20wygs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=GVSmuzkWLWwV6CGxILcC0lQXWW2tMdWOE6VGDmRyPqmxr+lZH9mEtTyAW3FRE4k1Ff1p6Fghleeg+w4fOD0Q8kfEUFs1IhLeVOofJTTHgV7XS1Ibrc/k8O8IYdLx1c3LsTzzRLpFfwEGjQiLCcimNjzTUxrS+iuOyyFeB6EM92Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=BkXOHJoO; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="BkXOHJoO" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-354de3c5c61so1496406f8f.0 for ; Thu, 23 May 2024 05:49:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1716468585; x=1717073385; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Se5yKiZY3cYmLG86r4HoJS7Sn93sN289pgSkPgaOq50=; b=BkXOHJoOxCEC1icqJfvVeS3YxnUvFQqZsxbKS9w3pF6zOTOWpPfyBQx8wuDQgkMn9v Asze1JAitHxW9ZPTcDwiZdKm2wC7eQflRFwChQFx5ZZuJHyGDUVx/cApMi+ZQxMILtga /D+cQ6Th/cAvLZfQp40Sua2DVh/OVzfFKeku5UUOJl5u8JCYI+Tnu59KM8tWXtJFhfa2 zX5nQ6jSAHwgdV44hHbRY+rS1S56j7nrOKMQ3v49QJg8+aLeOJSr9Jnq/i73c5V2UJxb CRV6mjv9TNuQJzWQ6WYE/ATQwZBSIUdFC6Y8PoiyquzfTThvEkPLZf28CcnLmdvF17qL My2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716468585; x=1717073385; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Se5yKiZY3cYmLG86r4HoJS7Sn93sN289pgSkPgaOq50=; b=n8dRHANrdoe40yNMRTtGt2gN+DMaY5dI9iuBRzXqkW82Ug/XpKSHtVOSCa9WBQ8xRR e6AHf9gflhOl5ApFgAo6xZ8BWhXWFxev8MVL9i+HyUd69XKY4UPZIXoylBq/40ZblJ32 MFi4WviFNqCzP7B0CLp+Dqa8wb51LcEWe7syZD1S2/USRhe5s+mXVdENELhoWc3bXMsS kMvHg7+aJYE9JXzUeVdHke2XehZ82DBB2WxZxhGIe90wMc+lMjiQp+COWWAnt1tX9Nb1 VSrMoMn7PEV1RFG0n4JgHw4a36XLo2fn0vS+RVzxm3SgR29D/IX3U8x/huttC5PR3KAQ zDdw== X-Forwarded-Encrypted: i=1; AJvYcCUU5hchO8pm7vmjhE6TXtRTpH+uvfdNzjMHB5WXxziyuH0XzqXK56/Gce0C9Rx7Zum8+sqqn289k1YtiCX6YVIVlELy6A9yDN7iYMoc X-Gm-Message-State: AOJu0YzSIf0o962drcdMKZnJb1fMAAWyIJ9z+vb35i8gIxYbLo9Ztjv/ 1Cs/ujZKFGUokB93D+El1To7pTYtaeiwMyYyKBc1CEcwY+6jWFhNycGMcM3R5Q4= X-Google-Smtp-Source: AGHT+IFe0EMNXxp/jyDkREWoIn7QKBFlEltWoXTiTialrbLA2YC5vXnZQFAJzQyRCRWD39PWDNl05A== X-Received: by 2002:adf:cc89:0:b0:354:f1b2:543d with SMTP id ffacd0b85a97d-354f1b254ccmr3454090f8f.40.1716468585244; Thu, 23 May 2024 05:49:45 -0700 (PDT) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-354faf3fa68sm1259611f8f.116.2024.05.23.05.49.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 May 2024 05:49:44 -0700 (PDT) From: Alexandre Mergnat Date: Thu, 23 May 2024 14:49:27 +0200 Subject: [PATCH v4 14/15] arm64: dts: mediatek: add display blocks support for the MT8365 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231023-display-support-v4-14-ed82eb168fb1@baylibre.com> References: <20231023-display-support-v4-0-ed82eb168fb1@baylibre.com> In-Reply-To: <20231023-display-support-v4-0-ed82eb168fb1@baylibre.com> To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , CK Hu , Catalin Marinas , Will Deacon Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10844; i=amergnat@baylibre.com; h=from:subject:message-id; bh=lU/uMCxAKyj9AwKsnWy/Ow0+0Mx6C47OWj2fk20wygs=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBmTztTqnu9b2aIaIWJ0hKtpp6UVCNGX6RPUv4DdKew 40JNF3uJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZk87UwAKCRArRkmdfjHURQ0AD/ wJ5MXROUA1rCDxyx9Zh/bqVBknkCecExjt0trkPcZlYfI60rgOMu6mExpqddwpH//jmORvwkmTrfoa ZJva/9O3YVSBR40g9DnbZi8e3f3JUNPPMl3PlBT9/BzaO90E1x20HljKzSbytkXL42tk7pY8vvt5UJ +9ESt9dMQTkCUG0UOx1wmEv/K4Ns3ouzelOOywp9ldxoNPwy8II+UTShFOhdlT3Sf/lkee++msz1D1 xG2/bY/DUoTGNF1fBUBCodnVbbEvOtZmGqLThfB277uY0Ji43emAmZ36MxyfSAb9Eyp9eN3qj8e+d6 EG2TkKsve6nO19v4s/BNAwZEF3Xp1OuISKzk4RmVJrUGGSB7f5a5dJEaKHDnrBf+usQ62Y+ZROL/6/ 9nC7QqtdpKZTL3rSGF+u626zHep3p5o0vnUTxVXdUASpvEjjC5jdPqGXuYkDUGAWWEzJCKaAw+wwIb NmyIVgzwpQLtddb0fCqIsVP1x/4hSn2lQMAJ9c3mbfIKjyzIZ6cCAfTWqw3LbNYPU87pZVnLnOWOh3 qhlfN2ibFv8iB3JkTUMe8YL/Ws4lqsLtQYtO6tJqoe66PW1/3tWhKVs1VwmbK3PmOx2h0e+zTLlYYI woB1FosuLGBwKI952wUzq7xh3Z6Y2B7qNArUtDuDKAMh+uZUspx0A+qnoDtA== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 - Add aliases for each display components to help display drivers. - Add the Display Pulse Width Modulation (DISP_PWM) to provide PWM signals for the LED driver of mobile LCM. - Add the MIPI Display Serial Interface (DSI) PHY support. (up to 4-lane output) - Add the display mutex support. - Add the following display component support: - OVL0 (Overlay) - RDMA0 (Data Path Read DMA) - Color0 - CCorr0 (Color Correction) - AAL0 (Adaptive Ambient Light) - GAMMA0 - Dither0 - DSI0 (Display Serial Interface) - RDMA1 (Data Path Read DMA) - DPI0 (Display Parallel Interface) Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 336 +++++++++++++++++++++++++++= ++++ 1 file changed, 336 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts= /mediatek/mt8365.dtsi index 24581f7410aa..9f88645141d6 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include #include #include =20 @@ -17,6 +18,19 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + aliases { + aal0 =3D &aal0; + ccorr0 =3D &ccorr0; + color0 =3D &color0; + dither0 =3D &dither0; + dpi0 =3D &dpi0; + dsi0 =3D &dsi0; + gamma0 =3D &gamma0; + ovl0 =3D &ovl0; + rdma0 =3D &rdma0; + rdma1 =3D &rdma1; + }; + cpus { #address-cells =3D <1>; #size-cells =3D <0>; @@ -607,6 +621,15 @@ spi: spi@1100a000 { status =3D "disabled"; }; =20 + disp_pwm: pwm@1100e000 { + compatible =3D "mediatek,mt8365-disp-pwm", "mediatek,mt8183-disp-pwm"; + reg =3D <0 0x1100e000 0 0x1000>; + clock-names =3D "main", "mm"; + clocks =3D <&topckgen CLK_TOP_DISP_PWM_SEL>, <&infracfg CLK_IFR_DISP_PW= M>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + #pwm-cells =3D <2>; + }; + i2c3: i2c@1100f000 { compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; reg =3D <0 0x1100f000 0 0xa0>, <0 0x11000200 0 0x80>; @@ -703,6 +726,15 @@ ethernet: ethernet@112a0000 { status =3D "disabled"; }; =20 + mipi_tx0: dsi-phy@11c00000 { + compatible =3D "mediatek,mt8365-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c00000 0 0x800>; + clock-output-names =3D "mipi_tx0_pll"; + clocks =3D <&clk26m>; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + }; + u3phy: t-phy@11cc0000 { compatible =3D "mediatek,mt8365-tphy", "mediatek,generic-tphy-v2"; #address-cells =3D <1>; @@ -730,6 +762,26 @@ mmsys: syscon@14000000 { compatible =3D "mediatek,mt8365-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; #clock-cells =3D <1>; + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + mmsys_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + mmsys_ext: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_in>; + }; + }; + }; + + mutex: mutex@14001000 { + compatible =3D "mediatek,mt8365-disp-mutex"; + reg =3D <0 0x14001000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; }; =20 smi_common: smi@14002000 { @@ -755,6 +807,290 @@ larb0: larb@14003000 { mediatek,larb-id =3D <0>; }; =20 + ovl0: ovl@1400b000 { + compatible =3D "mediatek,mt8365-disp-ovl", "mediatek,mt8192-disp-ovl"; + reg =3D <0 0x1400b000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_OVL0>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ovl0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&mmsys_main>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ovl0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_in>; + }; + }; + }; + }; + + rdma0: rdma@1400d000 { + compatible =3D "mediatek,mt8365-disp-rdma", "mediatek,mt8183-disp-rdma"; + reg =3D <0 0x1400d000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; + mediatek,rdma-fifo-size =3D <5120>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color0_in>; + }; + }; + }; + }; + + color0: color@1400f000 { + compatible =3D "mediatek,mt8365-disp-color", "mediatek,mt8173-disp-colo= r"; + reg =3D <0 0x1400f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_COLOR0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + color0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + color0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr0_in>; + }; + }; + }; + }; + + ccorr0: ccorr@14010000 { + compatible =3D "mediatek,mt8365-disp-ccorr", "mediatek,mt8183-disp-ccor= r"; + reg =3D <0 0x14010000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_CCORR0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ccorr0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ccorr0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal0_in>; + }; + }; + }; + }; + + aal0: aal@14011000 { + compatible =3D "mediatek,mt8365-disp-aal", "mediatek,mt8183-disp-aal"; + reg =3D <0 0x14011000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_AAL0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + aal0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + aal0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma0_in>; + }; + }; + }; + }; + + gamma0: gamma@14012000 { + compatible =3D "mediatek,mt8365-disp-gamma", "mediatek,mt8183-disp-gamm= a"; + reg =3D <0 0x14012000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_GAMMA0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + gamma0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + gamma0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither0_in>; + }; + }; + }; + }; + + dither0: dither@14013000 { + compatible =3D "mediatek,mt8365-disp-dither", "mediatek,mt8183-disp-dit= her"; + reg =3D <0 0x14013000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_DITHER0>; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dither0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dither0_out: endpoint@0 { + reg =3D <0>; + }; + }; + }; + }; + + dsi0: dsi@14014000 { + compatible =3D "mediatek,mt8365-dsi", "mediatek,mt8183-dsi"; + reg =3D <0 0x14014000 0 0x1000>; + clock-names =3D "engine", "digital", "hs"; + clocks =3D <&mmsys CLK_MM_MM_DSI0>, + <&mmsys CLK_MM_DSI0_DIG_DSI>, + <&mipi_tx0>; + interrupts =3D ; + phy-names =3D "dphy"; + phys =3D <&mipi_tx0>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + }; + + rdma1: rdma@14016000 { + compatible =3D "mediatek,mt8365-disp-rdma", "mediatek,mt8183-disp-rdma"; + reg =3D <0 0x14016000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_MM_DISP_RDMA1>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; + mediatek,rdma-fifo-size =3D <2048>; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma1_in: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&mmsys_ext>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma1_out: endpoint@1 { + reg =3D <1>; + }; + }; + }; + }; + + dpi0: dpi@14018000 { + compatible =3D "mediatek,mt8365-dpi", "mediatek,mt8192-dpi"; + reg =3D <0 0x14018000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DPI0_DPI0>, + <&mmsys CLK_MM_MM_DPI0>, + <&apmixedsys CLK_APMIXED_LVDSPLL>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8365_POWER_DOMAIN_MM>; + status =3D "disabled"; + }; + camsys: syscon@15000000 { compatible =3D "mediatek,mt8365-imgsys", "syscon"; reg =3D <0 0x15000000 0 0x1000>; --=20 2.25.1