From nobody Fri Jan 2 06:57:48 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 48876C41513 for ; Sat, 14 Oct 2023 18:20:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233372AbjJNSUS (ORCPT ); Sat, 14 Oct 2023 14:20:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56482 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233313AbjJNSUM (ORCPT ); Sat, 14 Oct 2023 14:20:12 -0400 Received: from mail-ed1-x529.google.com (mail-ed1-x529.google.com [IPv6:2a00:1450:4864:20::529]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 90273D9 for ; Sat, 14 Oct 2023 11:20:10 -0700 (PDT) Received: by mail-ed1-x529.google.com with SMTP id 4fb4d7f45d1cf-53406799540so5473435a12.1 for ; Sat, 14 Oct 2023 11:20:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pqrs.dk; s=google; t=1697307609; x=1697912409; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Qw+fDH/r+gzxyf/T+BAcRpzcq5bTXGRmDpE3OCLJAMg=; b=Wr3v/jRU7B3uCfdrq7W8NwuxIY1MLS9OImrHmJAT+3lrFxL+cLapzJEwtZTmFv/1QJ Ox9nNWXUhrskupClbj2Pkui9SzkYg8yW0Nn8HtUcrgpE0QRN68SztngEsTJZ7k97WnCh jkw5d+RR7UabYy9NOJlRdBrxvkbvZPS3tXhWHdfnobN+6ZUPYWf/iuafA3Mn5ncEmVMO Z+Qhoxup62hx+BNxRMwhIttcH7FKbVPcB0+1deCUA8t6bB5a81qC/Hr2rpY44rQCOCyp ScdsGCKBWdFqLGwn+hlnrNunJx0UsEERRrzFBgxWjkkg34qWiittFzs3JRzs7ECs28V0 3huA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697307609; x=1697912409; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Qw+fDH/r+gzxyf/T+BAcRpzcq5bTXGRmDpE3OCLJAMg=; b=JZ+qpBbp4rX9nLZGtl1jept2fRQg4AEOPrFXLbdXKvw06FE0xhy658W7Cf9tc9wGhB VywYEzQFdzEHX5qn3CAjDIJVYAG+0lCPzGsdXsa3Qpzju4DYbclvYjxdS1K3Nnx+62Cf XSZ8M9IjcDSmEPJcExrsHjb2MGhgSyWKwDxl8XORvAZNQMnTScnbKwFfHxRiJmL58pJz a6ZlDS57rSjDmmcgKQ6MDuhQIPnUEmNxI4IsOzN8M3wec0L0Mysou7Vh85gd7QZJtejf bkeKTaiVkw2Ctz8mJZn3eWgu4ohc6RIpISobeMkLd4RyTNxhFSkT3qFchjEc88RtLRhG EuDQ== X-Gm-Message-State: AOJu0YwIy55gVkQ52zlgmhpSleycfPp6abqwOfgihjxqmW9IJbb8ZYvI 9uYedcdyHnmMLOjdzZkZMleyiQ== X-Google-Smtp-Source: AGHT+IEDgB08BWV57pIT8VR5SiZ0VYVeOxPAQAE2cb43JnfmB97/DfS9tSTZzA/3vbgHLkd8TDgt3A== X-Received: by 2002:a05:6402:1806:b0:525:73dd:4f71 with SMTP id g6-20020a056402180600b0052573dd4f71mr24319113edy.14.1697307608881; Sat, 14 Oct 2023 11:20:08 -0700 (PDT) Received: from capella.localdomain (80.71.142.18.ipv4.parknet.dk. [80.71.142.18]) by smtp.gmail.com with ESMTPSA id i13-20020a056402054d00b005231e3d89efsm13032574edx.31.2023.10.14.11.20.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Oct 2023 11:20:07 -0700 (PDT) From: =?utf-8?q?Alvin_=C5=A0ipraga?= Date: Sat, 14 Oct 2023 20:19:42 +0200 Subject: [PATCH v4 2/3] dt-bindings: clock: si5351: add PLL reset mode property MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20231014-alvin-clk-si5351-no-pll-reset-v4-2-a3567024007d@bang-olufsen.dk> References: <20231014-alvin-clk-si5351-no-pll-reset-v4-0-a3567024007d@bang-olufsen.dk> In-Reply-To: <20231014-alvin-clk-si5351-no-pll-reset-v4-0-a3567024007d@bang-olufsen.dk> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , =?utf-8?q?Alvin_=C5=A0ipraga?= Cc: Sebastian Hesselbarth , Rabeeh Khoury , Jacob Siverskog , Sergej Sawazki , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.12.3 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alvin =C5=A0ipraga For applications where the PLL must be adjusted without glitches in the clock output(s), a new silabs,pll-reset-mode property is added. It can be used to specify whether or not the PLL should be reset after adjustment. Resetting is known to cause glitches. For compatibility with older device trees, it must be assumed that the default PLL reset mode is to unconditionally reset after adjustment. Cc: Sebastian Hesselbarth Cc: Rabeeh Khoury Cc: Jacob Siverskog Cc: Sergej Sawazki Signed-off-by: Alvin =C5=A0ipraga --- .../devicetree/bindings/clock/silabs,si5351.yaml | 24 ++++++++++++++++++= ++++ 1 file changed, 24 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/silabs,si5351.yaml b/D= ocumentation/devicetree/bindings/clock/silabs,si5351.yaml index 16d1142c4a2f..9621b534f30e 100644 --- a/Documentation/devicetree/bindings/clock/silabs,si5351.yaml +++ b/Documentation/devicetree/bindings/clock/silabs,si5351.yaml @@ -60,6 +60,27 @@ properties: - description: PLL source, XTAL (0) or CLKIN (1, Si5351C only). enum: [ 0, 1 ] =20 + silabs,pll-reset-mode: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + minItems: 1 + description: | + A list of cell pairs containing a PLL index and its reset mode. + items: + items: + - description: PLL A (0) or PLL B (1) + enum: [ 0, 1 ] + - description: | + Reset mode for the PLL. Mode can be one of: + + 0 - reset whenever PLL rate is adjusted (default mode) + 1 - do not reset when PLL rate is adjusted + + In mode 1, the PLL is only reset if the silabs,pll-reset is + specified in one of the clock output child nodes that also sou= rces + the PLL. This mode may be preferable if output clocks are expe= cted + to be adjusted without glitches. + enum: [ 0, 1 ] + patternProperties: "^clkout@[0-7]$": type: object @@ -199,6 +220,9 @@ examples: /* Use XTAL input as source of PLL0 and PLL1 */ silabs,pll-source =3D <0 0>, <1 0>; =20 + /* Don't reset PLL1 on rate adjustment */ + silabs,pll-reset-mode =3D <1 1>; + /* * Overwrite CLK0 configuration with: * - 8 mA output drive strength --=20 2.42.0