From nobody Tue Dec 16 16:55:47 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id ADE97EE0212 for ; Wed, 13 Sep 2023 23:41:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233203AbjIMXlI (ORCPT ); Wed, 13 Sep 2023 19:41:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37738 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233182AbjIMXlG (ORCPT ); Wed, 13 Sep 2023 19:41:06 -0400 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2109.outbound.protection.outlook.com [40.107.220.109]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7E99EE41; Wed, 13 Sep 2023 16:41:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=P3y6RXxUNrkttE46Nuc8gqyYV9rEoCduPyOe1FJniHheP6iiLrhMag3tpnlbNfAAsTqnYiUVnhcsl4s+WmQVz3ORRkXarGEDXTXYztyT7LBaR1ML422A9WQ/FKPADST5ecvCQHS4mLqmJPJc/HXiOiVQeY8ovqlffSbpVe29YQC3/+Yy7t5pA6OpO/wFIeVbM6UwxiSMBbnUhYnZbMoQHbFq6ZVRW1U4BOGrtW+7oycCG5Sl3q/Nzm1e9FKitWk3kG68dQYGyY0jvZGFurH20/dScXis4eWQtDuApQnI7v6yvAI3Br/H3lUvtPbfM5fT2CPQJccxG0IkAt0AQFQfyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=09JiRRwv/0acnwS02oV3bCOft3kocAIAHJSLyFi38zw=; b=H9Uz7fvJJuf7jxKc5H8okiDu0p/qh2yRLwKohrPr0COr6U2gXxLDmcV53poabXHKoSiRRYcOakrBIoiuCi3whJzrXsvI2yvEmfRnKR/DoCMonFK7rUmMzQMIGWw2t4uB+RM+1A6/9pMGynEj7nhgvc5fbzTvE1jCTmNJ1LzJv9qa1BhlvjvqhDImkmHTy+iKZeG9QfjcCGOnoETWw3yZKETWDxxtYBnrIf2723o3F/K7266p2ZtD0ClsWWpdJGPm0RGbiQhQJr7HcyngHHWG7266Hr296AuOS3I7B0o/FJSLfGtNUIUqMKSHrIas9Xz8Bxh1eZb39FgKDtcHpAQQlg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=os.amperecomputing.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=09JiRRwv/0acnwS02oV3bCOft3kocAIAHJSLyFi38zw=; b=k2SGIIFPu0APJLsC2yDN7oaIhB5PQtgzmKSOMw+iva4aQmPhCEWicGOU6Nwi54SrI+QPB01pOsCIqb9drhbmdUDx442TdKMolDSIQgBvFky76K0pG344HNrA/OVtxmVmF02vXgJoMsofzFdG97IY5uAba0UL/nUPR9StCBqHsHM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=os.amperecomputing.com; Received: from DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) by DS7PR01MB7591.prod.exchangelabs.com (2603:10b6:8:73::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6768.37; Wed, 13 Sep 2023 23:40:59 +0000 Received: from DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015]) by DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015%6]) with mapi id 15.20.6792.019; Wed, 13 Sep 2023 23:40:59 +0000 From: Ilkka Koskinen To: Will Deacon , Mark Rutland , Suzuki K Poulose , Besar Wicaksono , Robin Murphy , Jonathan Cameron , Jonathan Corbet , Ilkka Koskinen Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH v7 1/4] perf: arm_cspmu: Split 64-bit write to 32-bit writes Date: Wed, 13 Sep 2023 16:39:38 -0700 Message-Id: <20230913233941.9814-2-ilkka@os.amperecomputing.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230913233941.9814-1-ilkka@os.amperecomputing.com> References: <20230913233941.9814-1-ilkka@os.amperecomputing.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: CH2PR18CA0040.namprd18.prod.outlook.com (2603:10b6:610:55::20) To DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM5PR0102MB3590:EE_|DS7PR01MB7591:EE_ X-MS-Office365-Filtering-Correlation-Id: 71f90142-997a-403a-02ee-08dbb4b2e23e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CJG47hUNDHGX2XT6VaHkRVByogM42a6OP0lY2+93rwwqJNGiJg/J2qjiWW4R9D1UbjR62ZeuD+cveiV9u+iboqFtmiB84i3K7ELwtk3jSLBt1HuHZ2UzQ0ZpMr8LpniVY/kZzaxjp79HjOEX9O5PLA/KSDD4P6a2aQ3CgIKLrLkv+5J3fHuEUE+TwXjMmxOHKX4/5r96ihorzwcarXqQYUxo7ymRX7fLVP2I3KunJ8lzmhaaflKeRzU+2XqHWczYiBBqt9mViB+9HLMFMwayaFq1shDdZmXCX7pumGYlNbl3h9T2XhCboM7m0lwdxevASF06L25fThPJBYBmTQV7cVWOMfefrf2J+ifa1UYJv1gnB3I5TV0gLbS6Ug6k7WjOUYhPS2hTPAiHQTkgBe7qj61Ks8AUnA4C3v9T2jDl3Tx0iaJPQUEeVy9IBM0pOoNZvs2hn9W7hnqICfg8vTw6KrPH0Te2itXyJH/6POrRuUNPpNiMCC2gCMJrf/XRq2R3EhKn54RSyHHj0yvbTp4A9FNqIfjUfehr0FWvES1vlSUazI6WKlSLEWzXNj3e9CEEV5iojmtl6e1C3A23DurjdITgyXMtA15bcIRLUiSnfsTvDcjWIDGBtqS34ZVhrwMe X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM5PR0102MB3590.prod.exchangelabs.com;PTR:;CAT:NONE;SFS:(13230031)(366004)(136003)(39850400004)(376002)(346002)(396003)(186009)(1800799009)(451199024)(6486002)(52116002)(6506007)(6512007)(7049001)(6666004)(83380400001)(38350700002)(86362001)(38100700002)(2616005)(1076003)(4744005)(26005)(66946007)(110136005)(66476007)(316002)(7416002)(66556008)(41300700001)(2906002)(5660300002)(8676002)(4326008)(8936002)(478600001);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?2OGTHQ/XYc3oHW0hTii3j9yaJGH0NaG/5bw+9Oy9DCHs2fY8LDkCnYcPrCtN?= =?us-ascii?Q?aaXKbPARTofjKahvbEnmBLO4EPkCgjitN/vdLYPyURKD3q/mZc2Er2ksheOe?= =?us-ascii?Q?bUNkLNrpJz4RzH8OKwxh71eacwbGx6Kne+NHTg6swyHWRfqTQIaShDWZNF6l?= =?us-ascii?Q?AaHcKIBWzWslQKJIyUQqr+J44AZ6Ha+i+k0i5wrcPHYta09JD1MVAX541cUg?= =?us-ascii?Q?gpGUPAKuhhYCxj+qVGFIZGwIgjfqZbdJRjm15brtcPmBQ9C/GCqfER7zUeFk?= =?us-ascii?Q?NG//eeBo+0DNy7TNnFqThJ7QlexcGhCUSigUI22h2/rRd7aNB2vow+uS/eaA?= =?us-ascii?Q?tIvo8P5biGLD05TBr5TRRrliMdDj+uxoPBjo1UbdTm0iKY1QjVWztBkBiyga?= =?us-ascii?Q?wBuG8cgmWL9nPDBLtWp+YDCcatRGxGdkAo+Os9EeE12ilMvH3THUcS7ZJafT?= =?us-ascii?Q?NFVpbs3pMgIMCFjdcLN9Eoqd8NgqqwYsPUfumVZVlYmTz0Qynr1Gi1hMHDp/?= =?us-ascii?Q?KZRyRr+e59uJMVjTOUrWSzlmn4FRGexAvtD47ZwhsQkWbuxZOrXw0FqTztKo?= =?us-ascii?Q?ZwHJ3iZ1m8IVu3g1DnUd7TrB6K2r/qHzk7hgXx1lMx87YCxJqOd2KB7Qo2lS?= =?us-ascii?Q?mV96gmIbrRTDIz7NBOP5R15jT/EPXG8K2bFiIvB/qsOiRmzMSH+wwYc5Trxl?= =?us-ascii?Q?qeLrbQzKECkkr8MRszp+4vRsAg200ja8p6sKcFp+GIr4IFGNQsBXF437MwyF?= =?us-ascii?Q?NWUDZyGYPm2XJN//+5cJMCUAjLw8OWSjZL8lcnBpciw3WPGZFPuof2YdlPlv?= =?us-ascii?Q?l2RKA7DNE1ht82ZtKE9A+wrqfw07ROpI6lCVxihg5i7SW1RRXapV33vVm4MN?= =?us-ascii?Q?ZU+RIIoaXHXX6GfuPqb0YQV8FqstEu0fnIhhkfHlzOZrhcQ64Zq9MSqRRs+s?= =?us-ascii?Q?+aJai9yk/Vw2CyKkLiYCsFeCoaQkF5d53/MmR5QejYML8nDL0shbD08QLX9S?= =?us-ascii?Q?zSGsPGHwENYbU30qrl24gszVDj+xEsN2ae1xqBGyv+uq7sa9SHAkMQzGMRFC?= =?us-ascii?Q?ToPzOLVM+ktTxjD+EB3OOgsx+KAEmSsr/7tTcZjDBXUbGbF38UC2Xc+YIQyx?= =?us-ascii?Q?g21FmLPUqWcSFzFe5blGm7N4Ndbl1l2wZ+UG3wyDASfEUShQMRVnARwI3dXQ?= =?us-ascii?Q?qmob4GNouAPKJtS3phVc2d1R5fzWOs7oj8EasMKf3t5x845abG1a1rAHfDxv?= =?us-ascii?Q?ve7RfOShdd7GjG4tQ0KdPxUJwcVOPouAM+gBAMG6rP29capJxIkwLtpn+CBH?= =?us-ascii?Q?saJK2eU0P/VaaqHqeZHtCLfZ7O5HzSHd6sfv1ULZ//Vo47rFHl4eQHBFRrbD?= =?us-ascii?Q?fnIDQ5h/a7w68LMPFtrO6zdayon5y15kChuIyhi2yXtlWmzVXHQHa+OGqk6B?= =?us-ascii?Q?B0D//hsToNSGPjDyXdwmmnXewMxkmG76EHHMelra++VTelhE/t2ebItlD083?= =?us-ascii?Q?9hLmoYtgphlzG+HVAk/LuxHTnDJez0ZWYnQvZ+KrzE48WVDJiXwoX9w1uS81?= =?us-ascii?Q?pL2dWNbDIPRzL4ni9baAIHG8AR6nBpA9Hwbom89IhjoqbyPengxIAMWxp2O2?= =?us-ascii?Q?75RouV34+cz7bNdDGANwlEk=3D?= X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-Network-Message-Id: 71f90142-997a-403a-02ee-08dbb4b2e23e X-MS-Exchange-CrossTenant-AuthSource: DM5PR0102MB3590.prod.exchangelabs.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Sep 2023 23:40:59.7130 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: kKR9ml0z/BR8dDtIDcloj+9bQcG5fVc1SizkndnbNLVDD8MC+KFnaX9XCNuQe1UNnvUT2Bhgot7akF9yS8292JpOTFHKn8WpBHOol3wItc30STqqXkJjZAJXNoEFKf++ X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR01MB7591 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Split the 64-bit register accesses if 64-bit access is not supported by the PMU. Signed-off-by: Ilkka Koskinen Reviewed-by: Besar Wicaksono Reviewed-by: Suzuki K Poulose --- drivers/perf/arm_cspmu/arm_cspmu.c | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/perf/arm_cspmu/arm_cspmu.c b/drivers/perf/arm_cspmu/ar= m_cspmu.c index c59f1e5a35a3..5f4f04135a22 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.c +++ b/drivers/perf/arm_cspmu/arm_cspmu.c @@ -719,7 +719,10 @@ static void arm_cspmu_write_counter(struct perf_event = *event, u64 val) if (use_64b_counter_reg(cspmu)) { offset =3D counter_offset(sizeof(u64), event->hw.idx); =20 - writeq(val, cspmu->base1 + offset); + if (cspmu->has_atomic_dword) + writeq(val, cspmu->base1 + offset); + else + lo_hi_writeq(val, cspmu->base1 + offset); } else { offset =3D counter_offset(sizeof(u32), event->hw.idx); =20 --=20 2.40.1 From nobody Tue Dec 16 16:55:47 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 51860EE0211 for ; Wed, 13 Sep 2023 23:41:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233306AbjIMXlP (ORCPT ); Wed, 13 Sep 2023 19:41:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37830 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233242AbjIMXlM (ORCPT ); Wed, 13 Sep 2023 19:41:12 -0400 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2138.outbound.protection.outlook.com [40.107.223.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B3E7910C3; Wed, 13 Sep 2023 16:41:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=VwGqfdeb3BE/qCIaUvcZ9UIVuEYq/sfChjACkCxZoQxd8las6S6U9XY+UQ7A3X6QYdRkux2YfBnx21489C6FwU1EN1nfQ31eAuOqZZr2sBQzrj/XyhlLJgrQM0TSW5pdlAPabe0uhlmvvlc98ASWzS/ZxgAQUQberm7oCcI9EhAN2jY0NoQocEZUZnaDEWiNXg2g5T72FlNQJU6UAiXHIX4OZ5wDK4HAwQ432Qjtsho8LkmxZkoDuWm+RiwS32cnljMn97fCh/oZuzv0oOngxBKNRQ4uRU1HSC4ueXFu6KEhVgPTunaIRD82RP6J8ItESHoqm0Nfc1WL+3c5tyl2OQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JN/E/G70Gd6mDcRg+xCz/uoaSHCPJHhx4CO+EseFoi0=; b=kBc0jfc2M6+YlkUL7gl3VFjF4ho6/JgEEc8meHMcnhPwYQZnFR3x9gzqIN0/oT/u/b2OH5IrhGVcbeRC0uJqzRlu7ahlsGfxPCOhPfODpb5mDwFs6yLzFulctpACjh4KvxQaHLgfXz/i7bjRRhjbyj6VehNHVy8Q7ta82x7keM7tpuJPYAqW5nL5HkHhPoIU+QriSZedk/XOQ+XJHWk6AvYR6A5GEjTY0a3rRaDJmy3TdJe6fd7G9xb5Ni55PwHzCcHBk0fW/DdihBz2rbPX51+zMT+GXcexAaHgjRnBH02UH7F6+8KWxfH8/3NNWcxlsSZpniq2uHKaYB7Pa1lL0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=os.amperecomputing.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JN/E/G70Gd6mDcRg+xCz/uoaSHCPJHhx4CO+EseFoi0=; b=KKLCL0y8n4MbuJHT5uJp1d9BIYerAv5SDWb4ICH3kJbY2qTXRcsDxQDTXM+PvlLgiNGfZTs6tAp3lI0G9GkUxB2VjgI5zzqG75FsiFW5ESAd/ZO7RN61EyMM106CY+jJM2/nmYVSyQYAFpzRCYDhqe5UfJHhLiPaVARvNaW+IXQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=os.amperecomputing.com; Received: from DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) by MW4PR01MB6241.prod.exchangelabs.com (2603:10b6:303:64::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6792.19; Wed, 13 Sep 2023 23:41:04 +0000 Received: from DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015]) by DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015%6]) with mapi id 15.20.6792.019; Wed, 13 Sep 2023 23:41:04 +0000 From: Ilkka Koskinen To: Will Deacon , Mark Rutland , Suzuki K Poulose , Besar Wicaksono , Robin Murphy , Jonathan Cameron , Jonathan Corbet , Ilkka Koskinen Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH v7 2/4] perf: arm_cspmu: Support implementation specific filters Date: Wed, 13 Sep 2023 16:39:39 -0700 Message-Id: <20230913233941.9814-3-ilkka@os.amperecomputing.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230913233941.9814-1-ilkka@os.amperecomputing.com> References: <20230913233941.9814-1-ilkka@os.amperecomputing.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: CH2PR18CA0040.namprd18.prod.outlook.com (2603:10b6:610:55::20) To DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM5PR0102MB3590:EE_|MW4PR01MB6241:EE_ X-MS-Office365-Filtering-Correlation-Id: 8ce0f04d-3ae0-4ecb-ecfc-08dbb4b2e4db X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ziR7Zs5+sAWC3mhTOtDjnPffDQuzlCpr2w8fA6d3uYCB8F7E+UCf9llM0s+lhlTU+6Ediz0Z062vH1QrCgQpM0xYJYRWVaNP0IKuMl3bIn/bKQDyKT6ohtpVKS5D9rvx/+CmWbj6NZHVvRnfq2A8F3TBnRabvRhJ18FRIvLAZuHeePnd02ZGN3Pq9YsdHaIDzkMdQirJunBQYnojUuGSdb94+4OTpvmdpyKKlEX7suAwi/TZ8cubDSQ4S3FygebC+osF6vJFdPgQDgy1FCSJU8kZrNI4YY8NfICBc9XkH+qVoJHSt+a16ojf5gvbWnuwyfsyg6N5k3BT0KJRTd1PZVlsBCmayCUmHiOBMk1IeTtg+/NM/c0C0vFFykaPVGP8SY6P1ClS93kmWOytGc7/9vXtcmYZ7jMsf+jf6h7nrV5DG3hZmK5N9jhYs7xoXGFaV+0PSGpckQSMsoz48ZvW5iNcJwRfQgkbbmq+n2tnpOfzvBRkR4SGlOmg3y+DZ25NVNIPvLKV3/BuFI51avz91TWfWVx9lY1Mrjo6DmxskT/nTpGAd1RwZsKpwyjshWbAOzFBJuRBHXqzcA26n0vfEmYOvQqAAJ7gDm36c3ZRF0M= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM5PR0102MB3590.prod.exchangelabs.com;PTR:;CAT:NONE;SFS:(13230031)(396003)(366004)(346002)(39850400004)(136003)(376002)(1800799009)(451199024)(186009)(7049001)(52116002)(6486002)(6512007)(6506007)(6666004)(966005)(478600001)(38100700002)(38350700002)(2906002)(2616005)(1076003)(7416002)(316002)(83380400001)(26005)(86362001)(66946007)(66476007)(66556008)(110136005)(41300700001)(8936002)(4326008)(5660300002)(8676002);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?fK1skDFDya8V9Hq8JsW25MkkwJ8l2dtLuP0Ynx6Pwgk29i8cexanugtbZZwI?= =?us-ascii?Q?O7rntfHdomkS7KoqY6OKWbezFxqhvz5URDSxP1olKEoAwoKwnq/w0AgJj3wd?= =?us-ascii?Q?UoJprCEFfMqMTURv0IZ9Oon1/A7Pwv296o8odKIrVsIdyLOLJf+sHre2xBUY?= =?us-ascii?Q?vdXvn4zPG/yxSzekcCEQ+SO16y/1TiwwjCBqhTqF1rYoNjo3ZRkr5y4tDSZL?= =?us-ascii?Q?+4ZyqsFEImwg0PucbYw6aBPkcU4KblvW+WidrXeKvSGNNL/3bwPb31rmlPMa?= =?us-ascii?Q?vDhhqHPjBvZRgZuWaIPiBAajybTv7i31+QpM53ZT9ukXZqanpR5w94Xbmpzs?= =?us-ascii?Q?FslbyfuV1OT/6w++X6+aCsG7dTI8Oy8AZxcKjdoS7RVGirLUZxasipmV9Cls?= =?us-ascii?Q?nU/cdfyXR4cf5oVmmHo/YyBV492XglXINxB7BWgbdh8dgA58l0jXD8hHik0G?= =?us-ascii?Q?Kui99BCmN9S8LLboeUJSXO6HJ9CVZNYYnNm43opLGb0Gmn8Yyn0Ifob1Oh4A?= =?us-ascii?Q?+u2WAN3gzmIve0+ZIV+dUtphGT+E/ls7MMc+gKsVf6yqamrxkjKFx5ZWkANf?= =?us-ascii?Q?AqMgVRuvfxt2MF9P8A34nlgya+MqJjiHKprkTScIS+UqzU2kHvtpFtfnPb1s?= =?us-ascii?Q?rev5kB2EulMC+/zFc+L9oWR8FEZHGfWGFtN7RMaGdmlkCdj9BxPSWoQ8144r?= =?us-ascii?Q?X53AFWwQ0GKKCw2VacfOZGlzGY9wbWWbsP4BLmR9CEGB3ptsV6+ORBqQ1plb?= =?us-ascii?Q?Zx8TwyM59vDGz0DVlB2wO0YespVi1/oATSg0yeuwjltE+DLHlrydCB2n27an?= =?us-ascii?Q?dH4Sw2Rv0RH4/xSt3vbYyuwhjrB1aoshTOGW43RepF2DMpreXSxBMynp1T3I?= =?us-ascii?Q?7560QkN6Qfu6qn46bqUUGkDA8f5mptAAMxgXC3vKtGes8SYV4lmYP9+vQ1QR?= =?us-ascii?Q?BsoTdWHid/HlHpetwHtSz6LzMRp/oV7XnBJZSIl4tuT9/e46vbFsfSxqoVxL?= =?us-ascii?Q?hXdLNgCySabOI7az7rzdII1HXx4DWCoIp9vJKVqfLaoYqCC5GGh2V8FMISkJ?= =?us-ascii?Q?UYgHhuJSv33HQrq3jVK4TYhAVWNPk03BWEL/5933YmgU/lCvZUwFfy+auBdT?= =?us-ascii?Q?0cPGta3MzCoMMALzF+PXR72nmP1GeekaaBR/QIuYlZ7Brooa7MqMrZKyts8/?= =?us-ascii?Q?CcO661+ddcKatUaRCwe5yE2FsXYRM3CYpmXUM/36uzBjDAJjtpFRND1dhe7L?= =?us-ascii?Q?Kn0va6rsOiCFoxIRFK8QooOQv1jYvRuPr7aZS6OnsGhk+XkqpPHVaRmrGCrM?= =?us-ascii?Q?3fERUP+dBKZet2vCtgWgg3OMmSjNYr8nO32FBs1EN/dn3nbJ2w9wB82gOECM?= =?us-ascii?Q?ZMQqmKmrIsdWCBeAwTnE48LJsCq9Z2JgshSSV4UrBciurPVgw6PCHamRwKN6?= =?us-ascii?Q?IFGRcNNs37lIhatIPK5aP/n33tJNLZB2EvcpdLdRRlBqWrULqKrH5oWKk32B?= =?us-ascii?Q?ehrw8PIqYEK+4qkOV1QXBCVsYBS6zL1x4gUUMIlP697UUvWATXrKJdjIoOo4?= =?us-ascii?Q?bk8CtHeJDwQF5j+Tbt1X+rZzmiice0UqQMRfMWPX2sHo9t9N9aFXQIz/yQJM?= =?us-ascii?Q?UetbdD9kL191IIiY5dpNbXk=3D?= X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8ce0f04d-3ae0-4ecb-ecfc-08dbb4b2e4db X-MS-Exchange-CrossTenant-AuthSource: DM5PR0102MB3590.prod.exchangelabs.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Sep 2023 23:41:04.0700 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 1OOXT+NLBKjwvGbEQ7HFa/rdCHZDD1/pKPdiX8hdgX5WvKpZp++DMmnCdagNjrG74XlnEz8rGEubXdyvPlehtVZWLNdUfm3QsuNeHXYkbpTCIn4LwOvWVEb5+IJ6RWjb X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR01MB6241 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" ARM Coresight PMU architecture specification [1] defines PMEVTYPER and PMEVFILT* registers as optional in Chapter 2.1. Moreover, implementers may choose to use PMIMPDEF* registers (offset: 0xD80-> 0xDFF) to filter the events. Add support for those by adding implementation specific filter callback function. [1] https://developer.arm.com/documentation/ihi0091/latest Signed-off-by: Ilkka Koskinen Reviewed-by: Besar Wicaksono Reviewed-by: Suzuki K Poulose --- drivers/perf/arm_cspmu/arm_cspmu.c | 12 ++++++++---- drivers/perf/arm_cspmu/arm_cspmu.h | 3 +++ 2 files changed, 11 insertions(+), 4 deletions(-) diff --git a/drivers/perf/arm_cspmu/arm_cspmu.c b/drivers/perf/arm_cspmu/ar= m_cspmu.c index 5f4f04135a22..2ecbf8d7714b 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.c +++ b/drivers/perf/arm_cspmu/arm_cspmu.c @@ -116,6 +116,9 @@ static unsigned long arm_cspmu_cpuhp_state; =20 static DEFINE_MUTEX(arm_cspmu_lock); =20 +static void arm_cspmu_set_ev_filter(struct arm_cspmu *cspmu, + struct hw_perf_event *hwc, u32 filter); + static struct acpi_apmt_node *arm_cspmu_apmt_node(struct device *dev) { return *(struct acpi_apmt_node **)dev_get_platdata(dev); @@ -454,6 +457,7 @@ static int arm_cspmu_init_impl_ops(struct arm_cspmu *cs= pmu) CHECK_DEFAULT_IMPL_OPS(impl_ops, event_type); CHECK_DEFAULT_IMPL_OPS(impl_ops, event_filter); CHECK_DEFAULT_IMPL_OPS(impl_ops, event_attr_is_visible); + CHECK_DEFAULT_IMPL_OPS(impl_ops, set_ev_filter); =20 return 0; } @@ -815,9 +819,9 @@ static inline void arm_cspmu_set_event(struct arm_cspmu= *cspmu, writel(hwc->config, cspmu->base0 + offset); } =20 -static inline void arm_cspmu_set_ev_filter(struct arm_cspmu *cspmu, - struct hw_perf_event *hwc, - u32 filter) +static void arm_cspmu_set_ev_filter(struct arm_cspmu *cspmu, + struct hw_perf_event *hwc, + u32 filter) { u32 offset =3D PMEVFILTR + (4 * hwc->idx); =20 @@ -849,7 +853,7 @@ static void arm_cspmu_start(struct perf_event *event, i= nt pmu_flags) arm_cspmu_set_cc_filter(cspmu, filter); } else { arm_cspmu_set_event(cspmu, hwc); - arm_cspmu_set_ev_filter(cspmu, hwc, filter); + cspmu->impl.ops.set_ev_filter(cspmu, hwc, filter); } =20 hwc->state =3D 0; diff --git a/drivers/perf/arm_cspmu/arm_cspmu.h b/drivers/perf/arm_cspmu/ar= m_cspmu.h index 7936a90ded7f..e0cca5b4aab9 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.h +++ b/drivers/perf/arm_cspmu/arm_cspmu.h @@ -104,6 +104,9 @@ struct arm_cspmu_impl_ops { u32 (*event_type)(const struct perf_event *event); /* Decode filter value from configs */ u32 (*event_filter)(const struct perf_event *event); + /* Set event filter */ + void (*set_ev_filter)(struct arm_cspmu *cspmu, + struct hw_perf_event *hwc, u32 filter); /* Hide/show unsupported events */ umode_t (*event_attr_is_visible)(struct kobject *kobj, struct attribute *attr, int unused); --=20 2.40.1 From nobody Tue Dec 16 16:55:47 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9964AEE0211 for ; Wed, 13 Sep 2023 23:41:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233247AbjIMXlT (ORCPT ); Wed, 13 Sep 2023 19:41:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42834 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233313AbjIMXlQ (ORCPT ); Wed, 13 Sep 2023 19:41:16 -0400 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2133.outbound.protection.outlook.com [40.107.223.133]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D6DFF1738; Wed, 13 Sep 2023 16:41:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=coumVvkFB/SEa6SQ6GG5PxC0ToURn8wKYZuExQF0vq3P+PfpSMMarM2hsS5PRAqc43oNe5TbX1Iu5b4HWhxVskaTJ6mYlVzs1oHGsS6fAzzTswyGpow4CV0zpF6exT4KuQOpfqt3GWfgPSCq7JW0DuCiJo5cDAonZMJIVY0vNiUgqKp20Pj2M7MpMIvcwGT3yVOcaHslaPcpov12Dp7qY3HtKbASVXjgPNCzDm23sjlZfLeiIImm2QPPYPSCS2+1JWrW0iykPTyueswLuRiq+RvYpzlH80HAjn0HUSCMWIni1a2G/Bk49LulqAJkILua9Jv1WBt4ACwgh3qt1mNluA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=W3/J/RcVZVEcbTEF3idazog43gf9tPcFmeS+D1eu1VA=; b=I9UT0CrefpUePnFteNGZggDFH17AeTXFEQkcbsSNozdievC/1eOfHhXwokQWb8is/mx6ng9PlOz0DxdB0JAqzYs5x4r+yf+JvNkfTHKQCfl8xHyJbonp1rHHVKFgTFTKE45SBOTDtx2PjWqm0Fayrzg2fz02lWs4K3depXULyONtrFMVEhWQWTshJl47brLmz3C2ec4JjnC/gX+WIbMSpPv1ubkPhs11cO56zpKQtBVPolOa8NVvWvxp79LgJtSRqOJOZW/kdGZrC2mDkmklgowEQ3nxxGHe71+x3kC94Sy3V9mmEhFyhUJUHY5o8sF9X54PMAVS3Ix1qKyM8wMGmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=os.amperecomputing.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=W3/J/RcVZVEcbTEF3idazog43gf9tPcFmeS+D1eu1VA=; b=CYU+VKlnNMGxUtqeNJMvqdVbp18EYJcrwoAzaECW/sfsDZEBvUdhCDP+pszbThKKwxaDn4dPbjEV8sTwB1gaMSPWoCbAPD1yD0tWPTA2WmTICXTrvBOPvMQwxDeu/kNw5jdXcP9keOVRlLDZsmgVej0JMdukMdSiHykuRABpT4U= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=os.amperecomputing.com; Received: from DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) by MW4PR01MB6241.prod.exchangelabs.com (2603:10b6:303:64::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6792.19; Wed, 13 Sep 2023 23:41:08 +0000 Received: from DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015]) by DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015%6]) with mapi id 15.20.6792.019; Wed, 13 Sep 2023 23:41:08 +0000 From: Ilkka Koskinen To: Will Deacon , Mark Rutland , Suzuki K Poulose , Besar Wicaksono , Robin Murphy , Jonathan Cameron , Jonathan Corbet , Ilkka Koskinen Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH v7 3/4] perf: arm_cspmu: Support implementation specific validation Date: Wed, 13 Sep 2023 16:39:40 -0700 Message-Id: <20230913233941.9814-4-ilkka@os.amperecomputing.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230913233941.9814-1-ilkka@os.amperecomputing.com> References: <20230913233941.9814-1-ilkka@os.amperecomputing.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: CH2PR18CA0040.namprd18.prod.outlook.com (2603:10b6:610:55::20) To DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM5PR0102MB3590:EE_|MW4PR01MB6241:EE_ X-MS-Office365-Filtering-Correlation-Id: cd72b84a-bd02-4238-6049-08dbb4b2e783 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UHen+zY4EH0FmrHTZJgzdv4kZ7Qtyj8sBbrpCcpTw9XWFwVccfQZ8mjE5OIrLwYpWAjbngjqO55xvFqN6QxLWku0xv/S/JI4ABpAz00XZeHOmTXNHAXKrL+3ADhcYhDibU8z3zsYjtFerjAwjGz0s9yJaXPco4YJvJGW7ZRyNuVMGvgl8uKumH7YZW4WS/TjAw1CBQHIDzIOcCXemx9UvMRZGrpU3u3evwBFMPfUB0tbQXKRKjQULeyedh6Fb1oy6grOjcf3IRrlAIbMpiXilDFKpRqbJmaMlSQ+7wKNyj1pkua4Og2nbC8mnj2z/kKg+mRU8tnXfKDt4xdDMrLy9dwt/46jVtYuarhmb0gE5yiudUWU/Yb/bV2Cyz3t/QbwHArK0NCdnVhzjCLYSLAqn4YkyIYlMNdVyFb52QfiVSu43h7ksD+uRrsyaA7bS+DfioF65Kw8wFCr5GVsP5sKkAkMJrNuOb/eBlrUGqjdmt2xDD6kexxi0K5UouXiSX7tNHtsWVj+uTPamzo1aY3NvLTONGhUgTivyVTHD92YuP1HpF2I1D8FNxSRwmfLACcIJ8MLKli0+NAUCPDDOaFUnQxb3R4g+rgM2K9D9EmyJrufuYgE7s6CVjm/nWGq6YzN X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM5PR0102MB3590.prod.exchangelabs.com;PTR:;CAT:NONE;SFS:(13230031)(396003)(366004)(346002)(39850400004)(136003)(376002)(1800799009)(451199024)(186009)(7049001)(52116002)(6486002)(6512007)(6506007)(6666004)(478600001)(38100700002)(38350700002)(2906002)(2616005)(1076003)(7416002)(316002)(83380400001)(26005)(86362001)(66946007)(66476007)(66556008)(110136005)(41300700001)(8936002)(4326008)(5660300002)(8676002);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?FwZL8D/88+d2pU64tOe06sTXGNt/nDackjroEwhlf6P21Nh0Hb6RO5M61HpS?= =?us-ascii?Q?4i9TmxH/3jkd0el6pgG70lsg0kE1O+FC7mVqakIux0iXU+kDVeVaowoNnjRx?= =?us-ascii?Q?mvMebrpWQpFctGIOQFpRMX7nCISlPYyBnlGJrmJ04u7BdTOHts7s9/9xQyUH?= =?us-ascii?Q?l2/NRgoLTwILoLm2R331QbC01oOCkB8zTgZSGtKJLU5h96Ky4C3NDIuX6Q07?= =?us-ascii?Q?xPGAAaZlgqMt6tyIBkeGrHbDzvuXJw1cwe8W4RpRioJSNtUNVQqYD0UkQF/X?= =?us-ascii?Q?KftB4KvFNO3TV6YIcICldxheCzLQ5YjhP7Gzs0Iia1eYv+3Hn0S5/j2Puh9+?= =?us-ascii?Q?4cBlabosqL/NCgVjFNRC5N7hl2uxZJsAvxU78Rg9RXEkURhIxpZkiATEC6Cd?= =?us-ascii?Q?TMxWUPmuuWyw0fx8B3cviWYqHZo60dQIK3Lss+1AH75oeK+NXuQvE5MkS1ez?= =?us-ascii?Q?RsRr6UPsZioqZe6i9HA8KOaXTIR7P/1joUwH3hhGhJGMH+9LZ58li9kFTNNu?= =?us-ascii?Q?E289YRrV2RVIwP/f/aXbtRn7YulFfE94lsTlenWQETPeE+IJtpyAvSWwdUGE?= =?us-ascii?Q?GJfZBVto0rZSSHSdBbWxEP3Ble7OT8yhGTSUix16eXG7gnO++dXZ9RUNhNPZ?= =?us-ascii?Q?G4woR4LTsG6hJX36rRiB/2Rc42qV6IbKeB+SfzHTur2LMRx2+A6la5EXcEYQ?= =?us-ascii?Q?JSlSancmxFLHdj1lX7MlZDkE9P04G3L8/+6sUkBXizkx7XxscHSEEucLmwXg?= =?us-ascii?Q?yoeLi+a7pFRoZK60lzSSXgyBToqc5ux/0AL76z1m8PVRQ+reZ4O4bI1IeFHP?= =?us-ascii?Q?Vzww7uZ62dTwdOqWtsZpqAaGe4HhSaOFI8GNJYqCKq0ELDAfRhJsba3F6Hu1?= =?us-ascii?Q?q8cKvQpJzrMCfp+HmyJim/B6LqH0t26NG/cvk8uJmHTNKcHP9HKOEgt4is2I?= =?us-ascii?Q?pLHSfY/deWJKf0UhZYeBoW0uDvC5s8r0xdsMGZAkkQapyf9wwSnDj4ypjzT6?= =?us-ascii?Q?Pn7EBdL9Z8CK8Cgmj8A0AdPc6BIKpdBGEiS6Zxv8MEkoDZtJNrlPJL+folQ1?= =?us-ascii?Q?XKfVazgxObrJh0F/4/NjiLB/H5E4diDq/CXTGa0zfaWijeSuwKSmVpsImrUf?= =?us-ascii?Q?ekksJAIZIwRO6C4jH+SXaRwiHnk0487vH2YzCT9eo65u5D89aVcvZEi7mBAD?= =?us-ascii?Q?EY7Z5rRa7kGZZ75dODVtlyK18/HzGyGgYFrheCJxITX2Uwt5QcReVnOgwJsJ?= =?us-ascii?Q?paUlnagAVGfw+n/2VF/9+zyJwUyI8ocZO68b8za2gzXAWs/HQiSJa8Ay62bD?= =?us-ascii?Q?2ZvcA6N8j51TgNKLwAy4IeWZfI2z4zS/oq6vtSr8q0VZnQhYvzGlKdKiV6S3?= =?us-ascii?Q?EjXlsv8vywAFL+WZ7ogGf4omYY6r2pligzuUc8kr9/GbO+0PTLj3RsTpuyUp?= =?us-ascii?Q?HcHjVO6OELLITOJl3rXxKGRCfnQ4cwtmgQgZu0TuszHxnABY33VPIGolIs3F?= =?us-ascii?Q?S9dAiDKzGNMgG77otIiPOQuY+R9JNANqQXpmhD8zwgFTRlx5iXJ9ZkWBa/86?= =?us-ascii?Q?/aNC+wgrx8WQ+pMfmzoZ6EwlSSd0jIpexXJ1aqNVYh2/2BihtnjVIffRP8OC?= =?us-ascii?Q?enYpJNZTmuqkWRcRp9ftywU=3D?= X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-Network-Message-Id: cd72b84a-bd02-4238-6049-08dbb4b2e783 X-MS-Exchange-CrossTenant-AuthSource: DM5PR0102MB3590.prod.exchangelabs.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Sep 2023 23:41:08.5293 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: QaCvjXbD3Cl//tBOkPA1h0voDF42/F3nHO4+IXn2xKW8sEb6VE826keAKmB29YBfcuru50We4ugxIgRWNFGpJ2HeS/7cTWAoexzF8FaM+yDi31HeOwkTSMj/oufazCin X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR01MB6241 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Some platforms may use e.g. different filtering mechanism and, thus, may need different way to validate the events and group. Signed-off-by: Ilkka Koskinen Reviewed-by: Jonathan Cameron Reviewed-by: Suzuki K Poulose --- drivers/perf/arm_cspmu/arm_cspmu.c | 8 +++++++- drivers/perf/arm_cspmu/arm_cspmu.h | 3 +++ 2 files changed, 10 insertions(+), 1 deletion(-) diff --git a/drivers/perf/arm_cspmu/arm_cspmu.c b/drivers/perf/arm_cspmu/ar= m_cspmu.c index 2ecbf8d7714b..1ba00d640352 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.c +++ b/drivers/perf/arm_cspmu/arm_cspmu.c @@ -576,7 +576,7 @@ static void arm_cspmu_disable(struct pmu *pmu) static int arm_cspmu_get_event_idx(struct arm_cspmu_hw_events *hw_events, struct perf_event *event) { - int idx; + int idx, ret; struct arm_cspmu *cspmu =3D to_arm_cspmu(event->pmu); =20 if (supports_cycle_counter(cspmu)) { @@ -610,6 +610,12 @@ static int arm_cspmu_get_event_idx(struct arm_cspmu_hw= _events *hw_events, if (idx >=3D cspmu->num_logical_ctrs) return -EAGAIN; =20 + if (cspmu->impl.ops.validate_event) { + ret =3D cspmu->impl.ops.validate_event(cspmu, event); + if (ret) + return ret; + } + set_bit(idx, hw_events->used_ctrs); =20 return idx; diff --git a/drivers/perf/arm_cspmu/arm_cspmu.h b/drivers/perf/arm_cspmu/ar= m_cspmu.h index e0cca5b4aab9..a30c8372214c 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.h +++ b/drivers/perf/arm_cspmu/arm_cspmu.h @@ -107,6 +107,9 @@ struct arm_cspmu_impl_ops { /* Set event filter */ void (*set_ev_filter)(struct arm_cspmu *cspmu, struct hw_perf_event *hwc, u32 filter); + /* Implementation specific event validation */ + int (*validate_event)(struct arm_cspmu *cspmu, + struct perf_event *event); /* Hide/show unsupported events */ umode_t (*event_attr_is_visible)(struct kobject *kobj, struct attribute *attr, int unused); --=20 2.40.1 From nobody Tue Dec 16 16:55:47 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 66AE6EE0213 for ; Wed, 13 Sep 2023 23:41:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233385AbjIMXl1 (ORCPT ); Wed, 13 Sep 2023 19:41:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42988 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233172AbjIMXlU (ORCPT ); Wed, 13 Sep 2023 19:41:20 -0400 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2102.outbound.protection.outlook.com [40.107.223.102]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 236FD10C3; Wed, 13 Sep 2023 16:41:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GCc7pM4g2Q2dW3MjEOdvbj1WnScBY6tu7irbE04A8Yvuu0AGwEtSp6hwsf2BVzyzLOmIPZ5MlxdMgOJCO2yl8QF4kuvhdqydPBtouBZUkq/xZ1fzOUdRZNADD0nG0dzayBctH5yapf7XieeJBWwqvmvVPLqureAC7LE4HqjS0PE6sFxWkCwPqJFW+JaUUIFIgLHC1vPYhNZRwkPz9x8jJibFuGunjwVmEipBxqq2HEqmCo8Ktn7us+yXArJAsE5e0rixytxiQ4HceiC+JlNz005qDXArPbSyfklnEr5eb+Sl8N/Bp5vsDvgvtRuHCHjiyEDqgKkAxYmzow+B2rjTTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kr2hAVYAfczEQ9flj6cyX5xctyinyV8zWgmA6aK30FE=; b=jJbf/SV5IGqdTWMK7omxiNPzQ+/ayWDIgpD/cB1YZZpIRr4qw2fWRdHEfyBOVyE4QpeBl8YrqYo9L+D/dt1NuaLJiQx/Hi2TZv0TsLWemGsY0h1d8leihkjBQ1ID+YFs97CWAnbjlBi88zqPm2Stfqedenuhi5MnnYNnlTI8ZvFaM3hZUYc3PqUT/NmlPEvCbLGBphhOic5P8dDM0fH24jL24MS3di79uomlNxBdJ7C5YT40MsVU3q3nehr1MBGZSiNHY38TGZsHPdzXp+FBBMBrTWjWY/utVyWIKFnCicVLSjYDK/KG3FDZNJO1uq4spvKNoyehBUg7iwynSgCccw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=os.amperecomputing.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kr2hAVYAfczEQ9flj6cyX5xctyinyV8zWgmA6aK30FE=; b=NI9vMi++j53IxDFqT/2F0EJM1Wwg0pAWvGvI/cq6FiY/KhVCNWVGK21DFpXmw6Xs6lknp85ndDYq5Usghcl0L1B+JbW7KIL/gGdF3f6yp4AYou7Ug1hKVVwk6GyMQRHY97blfkyCP6pFytBVrD0oJ8KlV934S6rlI5vLJ3Og2L4= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=os.amperecomputing.com; Received: from DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) by MW4PR01MB6241.prod.exchangelabs.com (2603:10b6:303:64::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6792.19; Wed, 13 Sep 2023 23:41:12 +0000 Received: from DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015]) by DM5PR0102MB3590.prod.exchangelabs.com ([fe80::bfa4:8250:f526:5015%6]) with mapi id 15.20.6792.019; Wed, 13 Sep 2023 23:41:12 +0000 From: Ilkka Koskinen To: Will Deacon , Mark Rutland , Suzuki K Poulose , Besar Wicaksono , Robin Murphy , Jonathan Cameron , Jonathan Corbet , Ilkka Koskinen Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH v7 4/4] perf: arm_cspmu: ampere_cspmu: Add support for Ampere SoC PMU Date: Wed, 13 Sep 2023 16:39:41 -0700 Message-Id: <20230913233941.9814-5-ilkka@os.amperecomputing.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230913233941.9814-1-ilkka@os.amperecomputing.com> References: <20230913233941.9814-1-ilkka@os.amperecomputing.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: CH2PR18CA0040.namprd18.prod.outlook.com (2603:10b6:610:55::20) To DM5PR0102MB3590.prod.exchangelabs.com (2603:10b6:4:a4::25) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM5PR0102MB3590:EE_|MW4PR01MB6241:EE_ X-MS-Office365-Filtering-Correlation-Id: 8a426b49-e515-4145-c8be-08dbb4b2e99b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: RATTDo++RE6lNJRP9ilYH9k2rubkSrjTLYwKztpiLnJW4vOMQ4pFTcGHgBDjZ0/wqJ/TU0WZDjJVFVAVqr9y7FkH1xBngsLiHdddRHwjFJ8ou0tFKT6cqY59kKjUgHuyfbvKXt91ARNDhKa32lmcLD1oyhb0xTIC2y0XdxiuUUvqwo8rTT3XBhLAdSlFGEaQD9+i3EUI0CA4mMkUIidng2wOsNhBvDHClqdTYEbwVjl9eLOZ+FUOjE5AoV6DJbr7AMM+TLl5dupUBcrbBgBfM5MmSY3B6H33pnB/Sqhl5Udab0SyiXl5JxTpAZl8WCTrcb1HZ915Ny1bzc5doFeGBwUl7AxqLEs38XMF0gJ8HCFd+T9iTfFqaskwV5kLPATfiLdmnoEJc2VkELHwNGMalYQn9FjaKzWRJqDuHygSHPhIu/CpsBo2DVnE1CucKNXx0ITrdI1bwE5mmBKgJghsXqSEVgAaz9Yvg3WbhtqY67Lapz6sDagFdt6gGF9w2UXlXzx8au3nk5bCSKC24zFO2jNsjiI0fQi/wiupK1cdI9y+m+Y+rvoPL6ej++pEVASZIBDR06owrxp8bXqG7ZulFoxzgvT2wNoSUdo7+EKvwGW+TgKe7awFkBt+ogKE4+aK X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM5PR0102MB3590.prod.exchangelabs.com;PTR:;CAT:NONE;SFS:(13230031)(396003)(366004)(346002)(39850400004)(136003)(376002)(1800799009)(451199024)(186009)(7049001)(52116002)(6486002)(6512007)(6506007)(6666004)(478600001)(38100700002)(38350700002)(2906002)(2616005)(1076003)(7416002)(316002)(83380400001)(26005)(86362001)(66946007)(66476007)(66556008)(30864003)(110136005)(41300700001)(8936002)(4326008)(5660300002)(8676002);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?G1HFV0WzWjqj64sZk9Q17B4ocmS2h62WdD2nnieS+PpUKLNf+fJoWz+nIxJc?= =?us-ascii?Q?bNZMbMOqLrtGalb42frZ7V07jF6qnGAvw+62kEeYIpb93yC7fEKulMe/W37j?= =?us-ascii?Q?X3w8I/zn2bcbmjXcZIHaWtiMj/XcIOz3lCWtYaQg7i0tQ+WCbOJMHKj6pC/V?= =?us-ascii?Q?zDZ++oxFUVxiXTHewKcttkMZmAad8zHLpEmyPG98OWHk6Rvlxii/tXyvcutt?= =?us-ascii?Q?si0R7XCWoh5s1c2bbk97OstZJTqRjX51e1AXcQFUy7O9uCfByfOxr7v1KV52?= =?us-ascii?Q?V7HM29/IY3fcYstvIgKoOmRkXTJWD3+FjH0inqstIxs9sVRHAs5x5WR7YGVA?= =?us-ascii?Q?dGaff50VIsXb0T72jaS4I6bE2+NCSZ9li0vpu9uq2IyGRvxVwCHl7/2cqmfl?= =?us-ascii?Q?3D8NGSM0fCQJiI/Sa30P+TeS1lmnZPRz3QXnN7/+yLBlm7ktAC9FErrrx2lh?= =?us-ascii?Q?bTmke/S+Jn57ENsqnYZE75isOk5YcrBzzGAaF8QPugGMc7tWwzZV7P9TbRHR?= =?us-ascii?Q?pVv/NNFaWQlrSPyK1wsZRBIzUwu63zbvRb/RlZOVjQgiZL0MPNbUIWStNQqP?= =?us-ascii?Q?AOXZSkoD7THOQFdcKvDXCdPGeg88ls1wAiNvXntxOrqRUNNFa7NCEGfT/+5j?= =?us-ascii?Q?s+ZDdY1sGck7hYdc/nhkp78zNST87AF9B1rsQOeBdt/YtUHcALoVQXdZc8zQ?= =?us-ascii?Q?ajSM80v5/Eea1XnfVuLhPHq5OgMGYLfI9BcnjO49pvXsfVYw4TbXQA0rz3XK?= =?us-ascii?Q?1YphbxbXqvXH4+0V+oocjH8/uWLTpNZY14IOyRL/syBaVVy0nZVKBd7OF8NX?= =?us-ascii?Q?F/vt1f4yCWz+Ybap7t1PueVlOTzvr7JUronUU1jQsJMcbYBm/BXOdKTqQf16?= =?us-ascii?Q?oI7w/0FIhr/eAotXzNQvLjf84egS6JA7QC8RZIz81s3bpmdOtQcQFIZzctMN?= =?us-ascii?Q?VS7HZodQkpG+sZ9/KexLC/jrxrewMRR3XEUlJvebVMZLJogV5TKW3W9dl+Ms?= =?us-ascii?Q?LO20K5iZFR81yU7Z7V9PoihXjcw+lOvV0t0C2Q2bc3+0xHOHR8fXO3yWKNh9?= =?us-ascii?Q?BR7cKyYFa4snwbYIPcdkZR4f3oUsCo8jzwiK8MpBA0sZYiYvxTRgzMq3fm9Z?= =?us-ascii?Q?PHouB/+1p0F/Jkn3ksWzPSqCnpDW+O0r0U1SLz/ieBOwBuIHBx4JWW8tY0F0?= =?us-ascii?Q?E6PSwZlxLZMeCcKaSMSKjnwf7jEAPYFey1KdfdJZtrPPUayOWU75i2pmZl0g?= =?us-ascii?Q?AWTW4QJLOps1wC5sOJyMj5ernW0ODvkf5UOlQJgkLoq28nxbrU/0e7a2y6PT?= =?us-ascii?Q?TVtNim8NDImOKPKUfSrb5dqJGoMzROh/KpshC+EZV2oMpj7sVAngMzTdSNlh?= =?us-ascii?Q?QahNQ1syysrJJDnDIOH40MErcA/ebnNjm4UUL08/BACIBL2MpOVoOasvh7uz?= =?us-ascii?Q?OIDxf25W3PBDyZTUHLdX63y+tLF5Ah7hKea+RDtuI62l+eZpHbFyjwtX6k0I?= =?us-ascii?Q?9kZIKd/lkEHfsM5Sq4XGjFubPTBu9qkFJPfRB5F3Dync2nkVOdAdTgF/GA/m?= =?us-ascii?Q?kt3Cm4FDxxyqfj4Qd4meqtNM8erDN9fcFQLqfTx8G/A0GMgAICLazCPvWDQ7?= =?us-ascii?Q?a+9AQvCaIG30HmBnrvzsUqM=3D?= X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8a426b49-e515-4145-c8be-08dbb4b2e99b X-MS-Exchange-CrossTenant-AuthSource: DM5PR0102MB3590.prod.exchangelabs.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Sep 2023 23:41:12.0712 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: mvLAy8koh6fej0rwpV3EZhwWNe0uo8iLQ2ag3J9Yw8OhBAPxzCr7rR5f7uzcu5b5Jn1YiAhxQBIp7jG3UKeEobzuymI7W3BwSxi5k80YMv1DGPNfcGgi95LeN4v0sjJs X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR01MB6241 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Ampere SoC PMU follows CoreSight PMU architecture. It uses implementation specific registers to filter events rather than PMEVFILTnR registers. Signed-off-by: Ilkka Koskinen --- .../admin-guide/perf/ampere_cspmu.rst | 29 ++ drivers/perf/arm_cspmu/Kconfig | 10 + drivers/perf/arm_cspmu/Makefile | 2 + drivers/perf/arm_cspmu/ampere_cspmu.c | 271 ++++++++++++++++++ drivers/perf/arm_cspmu/arm_cspmu.c | 8 + drivers/perf/arm_cspmu/arm_cspmu.h | 1 + 6 files changed, 321 insertions(+) create mode 100644 Documentation/admin-guide/perf/ampere_cspmu.rst create mode 100644 drivers/perf/arm_cspmu/ampere_cspmu.c diff --git a/Documentation/admin-guide/perf/ampere_cspmu.rst b/Documentatio= n/admin-guide/perf/ampere_cspmu.rst new file mode 100644 index 000000000000..94f93f5aee6c --- /dev/null +++ b/Documentation/admin-guide/perf/ampere_cspmu.rst @@ -0,0 +1,29 @@ +.. SPDX-License-Identifier: GPL-2.0 + +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D +Ampere SoC Performance Monitoring Unit (PMU) +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +Ampere SoC PMU is a generic PMU IP that follows Arm CoreSight PMU architec= ture. +Therefore, the driver is implemented as a submodule of arm_cspmu driver. A= t the +first phase it's used for counting MCU events on AmpereOne. + + +MCU PMU events +-------------- + +The PMU driver supports setting filters for "rank", "bank", and "threshold= ". +Note, that the filters are per PMU instance rather than per event. + + +Example for perf tool use:: + + / # perf list ampere + + ampere_mcu_pmu_0/act_sent/ [Kernel PMU event] + <...> + ampere_mcu_pmu_1/rd_sent/ [Kernel PMU event] + <...> + + / # perf stat -a -e ampere_mcu_pmu_0/act_sent,bank=3D5,rank=3D3,threshol= d=3D2/,ampere_mcu_pmu_1/rd_sent/ \ + sleep 1 diff --git a/drivers/perf/arm_cspmu/Kconfig b/drivers/perf/arm_cspmu/Kconfig index d5f787d22234..6f4e28fc84a2 100644 --- a/drivers/perf/arm_cspmu/Kconfig +++ b/drivers/perf/arm_cspmu/Kconfig @@ -17,3 +17,13 @@ config NVIDIA_CORESIGHT_PMU_ARCH_SYSTEM_PMU help Provides NVIDIA specific attributes for performance monitoring unit (PMU) devices based on ARM CoreSight PMU architecture. + +config AMPERE_CORESIGHT_PMU_ARCH_SYSTEM_PMU + tristate "Ampere Coresight Architecture PMU" + depends on ARM_CORESIGHT_PMU_ARCH_SYSTEM_PMU + help + Provides Ampere specific attributes for performance monitoring unit + (PMU) devices based on ARM CoreSight PMU architecture. + + In the first phase, the driver enables support on MCU PMU used in + AmpereOne SoC family. diff --git a/drivers/perf/arm_cspmu/Makefile b/drivers/perf/arm_cspmu/Makef= ile index 0309d2ff264a..220a734efd54 100644 --- a/drivers/perf/arm_cspmu/Makefile +++ b/drivers/perf/arm_cspmu/Makefile @@ -3,6 +3,8 @@ # SPDX-License-Identifier: GPL-2.0 =20 obj-$(CONFIG_ARM_CORESIGHT_PMU_ARCH_SYSTEM_PMU) +=3D arm_cspmu_module.o + arm_cspmu_module-y :=3D arm_cspmu.o =20 obj-$(CONFIG_NVIDIA_CORESIGHT_PMU_ARCH_SYSTEM_PMU) +=3D nvidia_cspmu.o +obj-$(CONFIG_AMPERE_CORESIGHT_PMU_ARCH_SYSTEM_PMU) +=3D ampere_cspmu.o diff --git a/drivers/perf/arm_cspmu/ampere_cspmu.c b/drivers/perf/arm_cspmu= /ampere_cspmu.c new file mode 100644 index 000000000000..992c61d79518 --- /dev/null +++ b/drivers/perf/arm_cspmu/ampere_cspmu.c @@ -0,0 +1,271 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Ampere SoC PMU (Performance Monitor Unit) + * + * Copyright (c) 2023, Ampere Computing LLC + */ +#include +#include + +#include "arm_cspmu.h" + +#define PMAUXR0 0xD80 +#define PMAUXR1 0xD84 +#define PMAUXR2 0xD88 +#define PMAUXR3 0xD8C + +#define to_ampere_cspmu_ctx(cspmu) ((struct ampere_cspmu_ctx *)(cspmu->imp= l.ctx)) + +struct ampere_cspmu_ctx { + const char *name; + struct attribute **event_attr; + struct attribute **format_attr; +}; + +static DEFINE_IDA(mcu_pmu_ida); + +#define SOC_PMU_EVENT_ATTR_EXTRACTOR(_name, _config, _start, _end) \ + static inline u32 get_##_name(const struct perf_event *event) \ + { \ + return FIELD_GET(GENMASK_ULL(_end, _start), \ + event->attr._config); \ + } \ + +SOC_PMU_EVENT_ATTR_EXTRACTOR(event, config, 0, 8); +SOC_PMU_EVENT_ATTR_EXTRACTOR(threshold, config1, 0, 7); +SOC_PMU_EVENT_ATTR_EXTRACTOR(rank, config1, 8, 23); +SOC_PMU_EVENT_ATTR_EXTRACTOR(bank, config1, 24, 55); + +static struct attribute *ampereone_mcu_pmu_event_attrs[] =3D { + ARM_CSPMU_EVENT_ATTR(cycle_count, 0x00), + ARM_CSPMU_EVENT_ATTR(act_sent, 0x01), + ARM_CSPMU_EVENT_ATTR(pre_sent, 0x02), + ARM_CSPMU_EVENT_ATTR(rd_sent, 0x03), + ARM_CSPMU_EVENT_ATTR(rda_sent, 0x04), + ARM_CSPMU_EVENT_ATTR(wr_sent, 0x05), + ARM_CSPMU_EVENT_ATTR(wra_sent, 0x06), + ARM_CSPMU_EVENT_ATTR(pd_entry_vld, 0x07), + ARM_CSPMU_EVENT_ATTR(sref_entry_vld, 0x08), + ARM_CSPMU_EVENT_ATTR(prea_sent, 0x09), + ARM_CSPMU_EVENT_ATTR(pre_sb_sent, 0x0a), + ARM_CSPMU_EVENT_ATTR(ref_sent, 0x0b), + ARM_CSPMU_EVENT_ATTR(rfm_sent, 0x0c), + ARM_CSPMU_EVENT_ATTR(ref_sb_sent, 0x0d), + ARM_CSPMU_EVENT_ATTR(rfm_sb_sent, 0x0e), + ARM_CSPMU_EVENT_ATTR(rd_rda_sent, 0x0f), + ARM_CSPMU_EVENT_ATTR(wr_wra_sent, 0x10), + ARM_CSPMU_EVENT_ATTR(raw_hazard, 0x11), + ARM_CSPMU_EVENT_ATTR(war_hazard, 0x12), + ARM_CSPMU_EVENT_ATTR(waw_hazard, 0x13), + ARM_CSPMU_EVENT_ATTR(rar_hazard, 0x14), + ARM_CSPMU_EVENT_ATTR(raw_war_waw_hazard, 0x15), + ARM_CSPMU_EVENT_ATTR(hprd_lprd_wr_req_vld, 0x16), + ARM_CSPMU_EVENT_ATTR(lprd_req_vld, 0x17), + ARM_CSPMU_EVENT_ATTR(hprd_req_vld, 0x18), + ARM_CSPMU_EVENT_ATTR(hprd_lprd_req_vld, 0x19), + ARM_CSPMU_EVENT_ATTR(prefetch_tgt, 0x1a), + ARM_CSPMU_EVENT_ATTR(wr_req_vld, 0x1b), + ARM_CSPMU_EVENT_ATTR(partial_wr_req_vld, 0x1c), + ARM_CSPMU_EVENT_ATTR(rd_retry, 0x1d), + ARM_CSPMU_EVENT_ATTR(wr_retry, 0x1e), + ARM_CSPMU_EVENT_ATTR(retry_gnt, 0x1f), + ARM_CSPMU_EVENT_ATTR(rank_change, 0x20), + ARM_CSPMU_EVENT_ATTR(dir_change, 0x21), + ARM_CSPMU_EVENT_ATTR(rank_dir_change, 0x22), + ARM_CSPMU_EVENT_ATTR(rank_active, 0x23), + ARM_CSPMU_EVENT_ATTR(rank_idle, 0x24), + ARM_CSPMU_EVENT_ATTR(rank_pd, 0x25), + ARM_CSPMU_EVENT_ATTR(rank_sref, 0x26), + ARM_CSPMU_EVENT_ATTR(queue_fill_gt_thresh, 0x27), + ARM_CSPMU_EVENT_ATTR(queue_rds_gt_thresh, 0x28), + ARM_CSPMU_EVENT_ATTR(queue_wrs_gt_thresh, 0x29), + ARM_CSPMU_EVENT_ATTR(phy_updt_complt, 0x2a), + ARM_CSPMU_EVENT_ATTR(tz_fail, 0x2b), + ARM_CSPMU_EVENT_ATTR(dram_errc, 0x2c), + ARM_CSPMU_EVENT_ATTR(dram_errd, 0x2d), + ARM_CSPMU_EVENT_ATTR(read_data_return, 0x32), + ARM_CSPMU_EVENT_ATTR(chi_wr_data_delta, 0x33), + ARM_CSPMU_EVENT_ATTR(zq_start, 0x34), + ARM_CSPMU_EVENT_ATTR(zq_latch, 0x35), + ARM_CSPMU_EVENT_ATTR(wr_fifo_full, 0x36), + ARM_CSPMU_EVENT_ATTR(info_fifo_full, 0x37), + ARM_CSPMU_EVENT_ATTR(cmd_fifo_full, 0x38), + ARM_CSPMU_EVENT_ATTR(dfi_nop, 0x39), + ARM_CSPMU_EVENT_ATTR(dfi_cmd, 0x3a), + ARM_CSPMU_EVENT_ATTR(rd_run_len, 0x3b), + ARM_CSPMU_EVENT_ATTR(wr_run_len, 0x3c), + + ARM_CSPMU_EVENT_ATTR(cycles, ARM_CSPMU_EVT_CYCLES_DEFAULT), + NULL, +}; + +static struct attribute *ampereone_mcu_format_attrs[] =3D { + ARM_CSPMU_FORMAT_EVENT_ATTR, + ARM_CSPMU_FORMAT_ATTR(threshold, "config1:0-7"), + ARM_CSPMU_FORMAT_ATTR(rank, "config1:8-23"), + ARM_CSPMU_FORMAT_ATTR(bank, "config1:24-55"), + NULL, +}; + +static struct attribute ** +ampere_cspmu_get_event_attrs(const struct arm_cspmu *cspmu) +{ + const struct ampere_cspmu_ctx *ctx =3D to_ampere_cspmu_ctx(cspmu); + + return ctx->event_attr; +} + +static struct attribute ** +ampere_cspmu_get_format_attrs(const struct arm_cspmu *cspmu) +{ + const struct ampere_cspmu_ctx *ctx =3D to_ampere_cspmu_ctx(cspmu); + + return ctx->format_attr; +} + +static const char * +ampere_cspmu_get_name(const struct arm_cspmu *cspmu) +{ + const struct ampere_cspmu_ctx *ctx =3D to_ampere_cspmu_ctx(cspmu); + + return ctx->name; +} + +static u32 ampere_cspmu_event_filter(const struct perf_event *event) +{ + /* + * PMEVFILTR or PMCCFILTR aren't used in Ampere SoC PMU but are marked + * as RES0. Make sure, PMCCFILTR is written zero. + */ + return 0; +} + +static void ampere_cspmu_set_ev_filter(struct arm_cspmu *cspmu, + struct hw_perf_event *hwc, + u32 filter) +{ + struct perf_event *event; + unsigned int idx; + u32 threshold, rank, bank; + + /* + * At this point, all the events have the same filter settings. + * Therefore, take the first event and use its configuration. + */ + idx =3D find_first_bit(cspmu->hw_events.used_ctrs, + cspmu->cycle_counter_logical_idx); + + event =3D cspmu->hw_events.events[idx]; + + threshold =3D get_threshold(event); + rank =3D get_rank(event); + bank =3D get_bank(event); + + writel(threshold, cspmu->base0 + PMAUXR0); + writel(rank, cspmu->base0 + PMAUXR1); + writel(bank, cspmu->base0 + PMAUXR2); +} + +static int ampere_cspmu_validate_configs(struct perf_event *event, + struct perf_event *event2) +{ + if (get_threshold(event) !=3D get_threshold(event2) || + get_rank(event) !=3D get_rank(event2) || + get_bank(event) !=3D get_bank(event2)) + return -EINVAL; + + return 0; +} + +static int ampere_cspmu_validate_event(struct arm_cspmu *cspmu, + struct perf_event *new) +{ + struct perf_event *curr, *leader =3D new->group_leader; + unsigned int idx; + int ret; + + ret =3D ampere_cspmu_validate_configs(new, leader); + if (ret) + return ret; + + /* We compare the global filter settings to the existing events */ + idx =3D find_first_bit(cspmu->hw_events.used_ctrs, + cspmu->cycle_counter_logical_idx); + + /* This is the first event, thus any configuration is fine */ + if (idx =3D=3D cspmu->cycle_counter_logical_idx) + return 0; + + curr =3D cspmu->hw_events.events[idx]; + + return ampere_cspmu_validate_configs(curr, new); +} + +static char *ampere_cspmu_format_name(const struct arm_cspmu *cspmu, + const char *name_pattern) +{ + struct device *dev =3D cspmu->dev; + int id; + + id =3D ida_alloc(&mcu_pmu_ida, GFP_KERNEL); + if (id < 0) + return ERR_PTR(id); + + return devm_kasprintf(dev, GFP_KERNEL, name_pattern, id); +} + +static int ampere_cspmu_init_ops(struct arm_cspmu *cspmu) +{ + struct device *dev =3D cspmu->dev; + struct ampere_cspmu_ctx *ctx; + struct arm_cspmu_impl_ops *impl_ops =3D &cspmu->impl.ops; + + ctx =3D devm_kzalloc(dev, sizeof(struct ampere_cspmu_ctx), GFP_KERNEL); + if (!ctx) + return -ENOMEM; + + ctx->event_attr =3D ampereone_mcu_pmu_event_attrs; + ctx->format_attr =3D ampereone_mcu_format_attrs; + ctx->name =3D ampere_cspmu_format_name(cspmu, "ampere_mcu_pmu_%d"); + if (IS_ERR_OR_NULL(ctx->name)) + return ctx->name ? PTR_ERR(ctx->name) : -ENOMEM; + + cspmu->impl.ctx =3D ctx; + + impl_ops->event_filter =3D ampere_cspmu_event_filter; + impl_ops->set_ev_filter =3D ampere_cspmu_set_ev_filter; + impl_ops->validate_event =3D ampere_cspmu_validate_event; + impl_ops->get_name =3D ampere_cspmu_get_name; + impl_ops->get_event_attrs =3D ampere_cspmu_get_event_attrs; + impl_ops->get_format_attrs =3D ampere_cspmu_get_format_attrs; + + return 0; +} + +/* Match all Ampere Coresight PMU devices */ +static const struct arm_cspmu_impl_match ampere_cspmu_param =3D { + .pmiidr_val =3D ARM_CSPMU_IMPL_ID_AMPERE, + .module =3D THIS_MODULE, + .impl_init_ops =3D ampere_cspmu_init_ops +}; + +static int __init ampere_cspmu_init(void) +{ + int ret; + + ret =3D arm_cspmu_impl_register(&ere_cspmu_param); + if (ret) + pr_err("ampere_cspmu backend registration error: %d\n", ret); + + return ret; +} + +static void __exit ampere_cspmu_exit(void) +{ + arm_cspmu_impl_unregister(&ere_cspmu_param); +} + +module_init(ampere_cspmu_init); +module_exit(ampere_cspmu_exit); + +MODULE_LICENSE("GPL"); diff --git a/drivers/perf/arm_cspmu/arm_cspmu.c b/drivers/perf/arm_cspmu/ar= m_cspmu.c index 1ba00d640352..0e3fe00d741d 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.c +++ b/drivers/perf/arm_cspmu/arm_cspmu.c @@ -383,6 +383,14 @@ static struct arm_cspmu_impl_match impl_match[] =3D { .module =3D NULL, .impl_init_ops =3D NULL, }, + { + .module_name =3D "ampere_cspmu", + .pmiidr_val =3D ARM_CSPMU_IMPL_ID_AMPERE, + .pmiidr_mask =3D ARM_CSPMU_PMIIDR_IMPLEMENTER, + .module =3D NULL, + .impl_init_ops =3D NULL, + }, + {0} }; =20 diff --git a/drivers/perf/arm_cspmu/arm_cspmu.h b/drivers/perf/arm_cspmu/ar= m_cspmu.h index a30c8372214c..2fe723555a6b 100644 --- a/drivers/perf/arm_cspmu/arm_cspmu.h +++ b/drivers/perf/arm_cspmu/arm_cspmu.h @@ -71,6 +71,7 @@ =20 /* JEDEC-assigned JEP106 identification code */ #define ARM_CSPMU_IMPL_ID_NVIDIA 0x36B +#define ARM_CSPMU_IMPL_ID_AMPERE 0xA16 =20 struct arm_cspmu; =20 --=20 2.40.1