From nobody Sat Feb 7 16:11:44 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 81887C71153 for ; Sun, 3 Sep 2023 08:24:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236029AbjICIYC (ORCPT ); Sun, 3 Sep 2023 04:24:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57768 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233751AbjICIYA (ORCPT ); Sun, 3 Sep 2023 04:24:00 -0400 Received: from mail-lj1-x231.google.com (mail-lj1-x231.google.com [IPv6:2a00:1450:4864:20::231]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 70DBB136 for ; Sun, 3 Sep 2023 01:23:57 -0700 (PDT) Received: by mail-lj1-x231.google.com with SMTP id 38308e7fff4ca-2b72161c6e9so16125731fa.0 for ; Sun, 03 Sep 2023 01:23:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1693729436; x=1694334236; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=KCnOMkw82V6j+igTK9OsCgdcU88h5AinAKyGnTyNbx8=; b=G5GVLMf3QImGLWTi+RLHPAZ+u8Bcfs/dyOgmE+kZWNy9a/aPc8gIlG1hq6j3hfkreH 22ZDiTOBbH+R85VbQznhE/MnMNmPki+kxIrIQeF+EbJb6EmDc9xjkbWE1fJai5sjLCk6 ngkunbGz6BXfKLpv6gCnTHLZgZnCQ/tAU70Qj9fYgQWh2e0LU7H/WuS6xWasN3Z3M8Sg 6cuVUXyDsJ9iwvotrr+sOUKtFQqvFQI3YxSxYjXRw//A0HxKgeVE2YSju72plmqP0Tdg X8vJwkt5yuSm8rcrIeooPjdg09UrIcpKIp+YHGbzNXia06LixLOUGc0FjltldAAXSHjc T+jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1693729436; x=1694334236; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=KCnOMkw82V6j+igTK9OsCgdcU88h5AinAKyGnTyNbx8=; b=OlJoQwNvlHV1Z//JBzVwFvO0eD6cY9bbJl+l2+oIHFw8U+hA1J2kmDLtUSGaVGSNw2 FrnUIwEvCQtHwwJbqsY9yZwOAjVHuPMkGgVuSIGWKS9BWD5WItyjFp4uSJxaKvPUZ9KE /sXf004hcaT59qc7PZuXtt48cKofeUjWyPpkADphO9ipdvB0wFroMZgrZJMX/QuRVepP BnWim8YNVc4uY/EBwalRVfSn3fUen03X82C7r8OfjjzvBAf+F5qWO8/069k5/bGmeVz9 qStSZveOLwFjzbJzjIHM03W8jugVJEiX6IprE/AxK6MM0JBdS6cwXeaiSl6a1YZ+W75f KarA== X-Gm-Message-State: AOJu0Yx0yWHvavtnY2Qhx/m3BaU/yjGGQmVaz/r1gESNaevaJWpg9iDg tgBn/Bb1qANjiWkUlNv8TMQPt5qjk/3ZoRvWObiNVQ== X-Google-Smtp-Source: AGHT+IFgN+YIszsR1tuH8kQZt0P4Xbpf/wk+YnLZNO84YKw+p3RovvYgED/alOI1G92aKXwHWNxBUg== X-Received: by 2002:a05:651c:1185:b0:2b9:b1fb:5ff4 with SMTP id w5-20020a05651c118500b002b9b1fb5ff4mr3240726ljo.21.1693729435362; Sun, 03 Sep 2023 01:23:55 -0700 (PDT) Received: from HP-ENVY-Notebook.lan (81-229-94-10-no68.tbcn.telia.com. [81.229.94.10]) by smtp.googlemail.com with ESMTPSA id v3-20020a2e9903000000b002b9e346a152sm1432551lji.96.2023.09.03.01.23.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 Sep 2023 01:23:54 -0700 (PDT) From: Jonathan Bergh To: gregkh@linuxfoundation.org Cc: linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org, Jonathan Bergh Subject: [PATCH] Staging: Fixed some formatting warnings in the vme_user driver Date: Sun, 3 Sep 2023 10:22:53 +0200 Message-Id: <20230903082253.562042-1-bergh.jonathan@gmail.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Fixed a few style warnings. Signed-off-by: Jonathan Bergh --- drivers/staging/vme_user/vme_fake.c | 4 +- drivers/staging/vme_user/vme_tsi148.h | 140 +++++++++++++------------- 2 files changed, 72 insertions(+), 72 deletions(-) diff --git a/drivers/staging/vme_user/vme_fake.c b/drivers/staging/vme_user= /vme_fake.c index 7c53a8a7b79b..90aaf650524d 100644 --- a/drivers/staging/vme_user/vme_fake.c +++ b/drivers/staging/vme_user/vme_fake.c @@ -1010,8 +1010,8 @@ static void fake_free_consistent(struct device *paren= t, size_t size, { kfree(vaddr); /* - dma_free_coherent(parent, size, vaddr, dma); -*/ + * dma_free_coherent(parent, size, vaddr, dma); + */ } =20 /* diff --git a/drivers/staging/vme_user/vme_tsi148.h b/drivers/staging/vme_us= er/vme_tsi148.h index 63f726e1811a..23969393b606 100644 --- a/drivers/staging/vme_user/vme_tsi148.h +++ b/drivers/staging/vme_user/vme_tsi148.h @@ -255,28 +255,28 @@ static const int TSI148_LCSR_VIACK[8] =3D { 0, TSI148= _LCSR_VIACK1, */ #define TSI148_LCSR_VMEFL 0x250 =20 - /* - * VME exception. - * offset 260 +/* + * VME exception. + * offset 260 */ #define TSI148_LCSR_VEAU 0x260 #define TSI148_LCSR_VEAL 0x264 #define TSI148_LCSR_VEAT 0x268 =20 - /* - * PCI error - * offset 270 - */ +/* + * PCI error + * offset 270 + */ #define TSI148_LCSR_EDPAU 0x270 #define TSI148_LCSR_EDPAL 0x274 #define TSI148_LCSR_EDPXA 0x278 #define TSI148_LCSR_EDPXS 0x27C #define TSI148_LCSR_EDPAT 0x280 =20 - /* - * Inbound Translations - * offset 300 - */ +/* + * Inbound Translations + * offset 300 + */ #define TSI148_LCSR_IT0_ITSAU 0x300 #define TSI148_LCSR_IT0_ITSAL 0x304 #define TSI148_LCSR_IT0_ITEAU 0x308 @@ -363,53 +363,53 @@ static const int TSI148_LCSR_IT[8] =3D { TSI148_LCSR_= IT0, TSI148_LCSR_IT1, #define TSI148_LCSR_OFFSET_ITOFL 0x14 #define TSI148_LCSR_OFFSET_ITAT 0x18 =20 - /* - * Inbound Translation GCSR - * offset 400 - */ +/* + * Inbound Translation GCSR + * offset 400 + */ #define TSI148_LCSR_GBAU 0x400 #define TSI148_LCSR_GBAL 0x404 #define TSI148_LCSR_GCSRAT 0x408 =20 - /* - * Inbound Translation CRG - * offset 40C - */ +/* + * Inbound Translation CRG + * offset 40C + */ #define TSI148_LCSR_CBAU 0x40C #define TSI148_LCSR_CBAL 0x410 #define TSI148_LCSR_CSRAT 0x414 =20 - /* - * Inbound Translation CR/CSR - * CRG - * offset 418 - */ +/* + * Inbound Translation CR/CSR + * CRG + * offset 418 + */ #define TSI148_LCSR_CROU 0x418 #define TSI148_LCSR_CROL 0x41C #define TSI148_LCSR_CRAT 0x420 =20 - /* - * Inbound Translation Location Monitor - * offset 424 - */ +/* + * Inbound Translation Location Monitor + * offset 424 + */ #define TSI148_LCSR_LMBAU 0x424 #define TSI148_LCSR_LMBAL 0x428 #define TSI148_LCSR_LMAT 0x42C =20 - /* - * VMEbus Interrupt Control. - * offset 430 - */ +/* + * VMEbus Interrupt Control. + * offset 430 + */ #define TSI148_LCSR_BCU 0x430 #define TSI148_LCSR_BCL 0x434 #define TSI148_LCSR_BPGTR 0x438 #define TSI148_LCSR_BPCTR 0x43C #define TSI148_LCSR_VICR 0x440 =20 - /* - * Local Bus Interrupt Control. - * offset 448 - */ +/* + * Local Bus Interrupt Control. + * offset 448 + */ #define TSI148_LCSR_INTEN 0x448 #define TSI148_LCSR_INTEO 0x44C #define TSI148_LCSR_INTS 0x450 @@ -417,10 +417,10 @@ static const int TSI148_LCSR_IT[8] =3D { TSI148_LCSR_= IT0, TSI148_LCSR_IT1, #define TSI148_LCSR_INTM1 0x458 #define TSI148_LCSR_INTM2 0x45C =20 - /* - * DMA Controllers - * offset 500 - */ +/* + * DMA Controllers + * offset 500 + */ #define TSI148_LCSR_DCTL0 0x500 #define TSI148_LCSR_DSTA0 0x504 #define TSI148_LCSR_DCSAU0 0x508 @@ -484,27 +484,27 @@ static const int TSI148_LCSR_DMA[TSI148_MAX_DMA] =3D = { TSI148_LCSR_DMA0, #define TSI148_LCSR_OFFSET_DCNT 0x40 #define TSI148_LCSR_OFFSET_DDBS 0x44 =20 - /* - * GCSR Register Group - */ +/* + * GCSR Register Group + */ =20 - /* - * GCSR CRG - * offset 00 600 - DEVI/VENI - * offset 04 604 - CTRL/GA/REVID - * offset 08 608 - Semaphore3/2/1/0 - * offset 0C 60C - Seamphore7/6/5/4 - */ +/* + * GCSR CRG + * offset 00 600 - DEVI/VENI + * offset 04 604 - CTRL/GA/REVID + * offset 08 608 - Semaphore3/2/1/0 + * offset 0C 60C - Seamphore7/6/5/4 + */ #define TSI148_GCSR_ID 0x600 #define TSI148_GCSR_CSR 0x604 #define TSI148_GCSR_SEMA0 0x608 #define TSI148_GCSR_SEMA1 0x60C =20 - /* - * Mail Box - * GCSR CRG - * offset 10 610 - Mailbox0 - */ +/* + * Mail Box + * GCSR CRG + * offset 10 610 - Mailbox0 + */ #define TSI148_GCSR_MBOX0 0x610 #define TSI148_GCSR_MBOX1 0x614 #define TSI148_GCSR_MBOX2 0x618 @@ -515,27 +515,27 @@ static const int TSI148_GCSR_MBOX[4] =3D { TSI148_GCS= R_MBOX0, TSI148_GCSR_MBOX2, TSI148_GCSR_MBOX3 }; =20 - /* - * CR/CSR - */ +/* + * CR/CSR + */ =20 - /* - * CR/CSR CRG - * offset 7FFF4 FF4 - CSRBCR - * offset 7FFF8 FF8 - CSRBSR - * offset 7FFFC FFC - CBAR - */ +/* + * CR/CSR CRG + * offset 7FFF4 FF4 - CSRBCR + * offset 7FFF8 FF8 - CSRBSR + * offset 7FFFC FFC - CBAR + */ #define TSI148_CSRBCR 0xFF4 #define TSI148_CSRBSR 0xFF8 #define TSI148_CBAR 0xFFC =20 - /* - * TSI148 Register Bit Definitions - */ +/* + * TSI148 Register Bit Definitions + */ =20 - /* - * PFCS Register Set - */ +/* + * PFCS Register Set + */ #define TSI148_PCFS_CMMD_SERR BIT(8) /* SERR_L out pin ssys err */ #define TSI148_PCFS_CMMD_PERR BIT(6) /* PERR_L out pin parity */ #define TSI148_PCFS_CMMD_MSTR BIT(2) /* PCI bus master */ --=20 2.34.1