From nobody Thu Sep 11 23:38:39 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C09A2C41513 for ; Tue, 8 Aug 2023 18:54:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232648AbjHHSyI (ORCPT ); Tue, 8 Aug 2023 14:54:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58746 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232332AbjHHSxm (ORCPT ); Tue, 8 Aug 2023 14:53:42 -0400 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C4415A788 for ; Tue, 8 Aug 2023 10:08:32 -0700 (PDT) Received: by mail-lf1-x132.google.com with SMTP id 2adb3069b0e04-4fe2d152f62so9785583e87.0 for ; Tue, 08 Aug 2023 10:08:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1691514511; x=1692119311; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=R/ysiPNWLR7wpbVD7YtHSC9xvbZhsi6ZL4lXHxj1M6c=; b=WXlIwPtrbwQUHLrgqzNP4VwkBxUFTgcWuuU1IMlVqUP2X7xP1zHazvL2dlNa9wv7NG 23zju8FtFsjlHl7xXemQfLhdeYmdlnZ9R1Oir+am+/0oJ4hxnSnwT8UnUho6oTykp1HQ 9OT8oPiy/PXy2jbsg8qUQ/0/MaqjBHfD97BWAwWH0k9mCQbkRrmvS4mHmoyevcq9cQHx kkndfZFCOe/8PXCHYVNG2ZT6W93wYsk7rQ6j0wD33aLbdUBz3sIgCE9hxsJstvTltTv2 eoXGhPvDs7RSHCbu0H30sccD1jgVEDPk6rvN3osgorStgJlbKfA2l2I2YhggEM5fCXae 0rwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1691514511; x=1692119311; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=R/ysiPNWLR7wpbVD7YtHSC9xvbZhsi6ZL4lXHxj1M6c=; b=ZsReRVqi/8l5pKRRvxvETjUNrX19i1SUa7orhzSVpod8DvJ3fCIfO3yyxDHs0XsX54 e85N/pzt+Wn26+wniaDW5H+Sqfu8gM/pXb43BioWzbMZ0A+6YxBD899edlzxbGeC6k3n j62oKnX5MjjzuYs6+Qz90+eHATaYn65PnYaexsLagV5qlSbUvnao40nUDSfj/QhPyC+U BbKK3XVeAiYdFFnI0M79A8zlwFpz/G9zwPmgfuIUyj3yxSdnVGWjCorhxDoHCyJ1AhYS B6czeY0IyphMd9CAqUSkZDUQ8vDacIuozIRJzJ2NyyaCowdJtKE89cmiqpKDLzOStrf/ N34Q== X-Gm-Message-State: AOJu0YwpjDZ2f8FLWIssEV+Hq/wvBREaoWeBMZaJVYHfOnuwVQ+2Li7l 75gYm3dZ+bZdGsRa+WKDFndN73LWtbGpGKEzggU= X-Google-Smtp-Source: AGHT+IFQ1+reGKbu7+VQxeellkzInKFEL4NfkTVROJIeIltY/tZlYlFyqdoEIWGGNtTNFwjonuVnVw== X-Received: by 2002:a05:6512:2347:b0:4f9:5580:1894 with SMTP id p7-20020a056512234700b004f955801894mr8212298lfu.15.1691483274184; Tue, 08 Aug 2023 01:27:54 -0700 (PDT) Received: from krzk-bin.. ([178.197.222.113]) by smtp.gmail.com with ESMTPSA id s18-20020adfeb12000000b0031779a6b451sm12861246wrn.83.2023.08.08.01.27.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Aug 2023 01:27:53 -0700 (PDT) From: Krzysztof Kozlowski To: Krzysztof Kozlowski , Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley , linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 06/11] clk: samsung: exynos5420: do not define number of clocks in bindings Date: Tue, 8 Aug 2023 10:27:33 +0200 Message-Id: <20230808082738.122804-7-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230808082738.122804-1-krzysztof.kozlowski@linaro.org> References: <20230808082738.122804-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Number of clocks supported by Linux drivers might vary - sometimes we add new clocks, not exposed previously. Therefore this number of clocks should not be in the bindings, because otherwise we should not change it. Define number of clocks per each clock controller inside the driver directly. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- drivers/clk/samsung/clk-exynos5420.c | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk= -exynos5420.c index 1e0cbf762408..199843f12ae5 100644 --- a/drivers/clk/samsung/clk-exynos5420.c +++ b/drivers/clk/samsung/clk-exynos5420.c @@ -139,6 +139,9 @@ #define SRC_KFC 0x28200 #define DIV_KFC0 0x28500 =20 +/* NOTE: Must be equal to the last clock ID increased by one */ +#define CLKS_NR (CLK_DOUT_PCLK_DREX1 + 1) + /* Exynos5x SoC type */ enum exynos5x_soc { EXYNOS5420, @@ -1587,7 +1590,7 @@ static void __init exynos5x_clk_init(struct device_no= de *np, =20 exynos5x_soc =3D soc; =20 - ctx =3D samsung_clk_init(NULL, reg_base, CLK_NR_CLKS); + ctx =3D samsung_clk_init(NULL, reg_base, CLKS_NR); hws =3D ctx->clk_data.hws; =20 samsung_clk_of_register_fixed_ext(ctx, exynos5x_fixed_rate_ext_clks, --=20 2.34.1