From nobody Tue Feb 10 20:09:27 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 491F1C001DD for ; Tue, 11 Jul 2023 12:20:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232128AbjGKMU1 (ORCPT ); Tue, 11 Jul 2023 08:20:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52368 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230447AbjGKMTw (ORCPT ); Tue, 11 Jul 2023 08:19:52 -0400 Received: from mail-lj1-x22b.google.com (mail-lj1-x22b.google.com [IPv6:2a00:1450:4864:20::22b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 201811BE7 for ; Tue, 11 Jul 2023 05:19:06 -0700 (PDT) Received: by mail-lj1-x22b.google.com with SMTP id 38308e7fff4ca-2b72161c6e9so21723511fa.0 for ; Tue, 11 Jul 2023 05:19:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1689077934; x=1691669934; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=1Vw4FtG4zRR57g9WoHWXO4Qcw1T4jkj9L0gpd97EQyk=; b=SSiWED6OzT1YGYq7KdQSP1rqSfIzblkcofNjFQaUzgzTBwu4PMQFQwkfCMNKlizLag /Ip6SDqPb2fj9v4MQvEgl4fsUgjNmGpFouBz1EJ2J8cSKkc046JNBDmClAEBCxDuFvl6 ABF7mql6SUIzyKR+hvTDgw3KPZ7TJjZc9JPxuuKhdcmkPwWWR5jZ7sWdslKxkrksrz3x 4BN8pGS1x5MFvSerkJS+ypGUSCw0TEEbH+QtDu+WVi7HUpdfdSMlJlJ1VeasLnK8a7aE OtM4/Bkv7Kp9+nuH4WdcqzRExtGEfQEnw6mr96upgUu3J1UbeBPGZt9ZSflrQLzbEfSw Qq6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1689077934; x=1691669934; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1Vw4FtG4zRR57g9WoHWXO4Qcw1T4jkj9L0gpd97EQyk=; b=YmD31CiF2pldPQcpAw+m9/tMq11eqiNHb3pJFzVWEE3ySp/rJ0YwPq9HMKrN8sAFVa 2zZr9MaL4O+SbIJx5gsbG3c7t8OH8qHasGIiwbf7EeHW/MmVQsEcMTZltdLkJvOoAm8M 3bkLY2J00ET+hpawrMYaPeC54pE33eFgj7KYGOBMnHEyegqw4P2E45829F/leAAbZBiD H3/r8hPfkjqqg6Roice095/PPmitTVp0Sy4e0QiA8JCEHxshCk0f527wfNgndMkRCFSL GadRfIyacJFl+8/Is3Wnti7tfsi1wc42zHNhOvbHoVd4mR92oNFhKPxC8BenkiNhbzVV UErg== X-Gm-Message-State: ABy/qLbSiwnRTWGQ6f5UVs8bnEE+Sl/p4Unyf8dti8QvC3aS6vn/kAqX 3n5Z+prYMHMx3cua5rifwRYXqA== X-Google-Smtp-Source: APBJJlFd6xxi0jWcMf8Uz9Yp9lV3UbJTk/sHJdeUl0ChUXuew+JuD1OxeIskWHLyrnD85o/uVqPpiA== X-Received: by 2002:a05:651c:10ab:b0:2b6:9e1d:cd0f with SMTP id k11-20020a05651c10ab00b002b69e1dcd0fmr7630001ljn.12.1689077933764; Tue, 11 Jul 2023 05:18:53 -0700 (PDT) Received: from [192.168.1.101] (abyl96.neoplus.adsl.tpnet.pl. [83.9.31.96]) by smtp.gmail.com with ESMTPSA id d18-20020a2e96d2000000b002b708450951sm435563ljj.88.2023.07.11.05.18.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jul 2023 05:18:53 -0700 (PDT) From: Konrad Dybcio Date: Tue, 11 Jul 2023 14:18:19 +0200 Subject: [PATCH 20/53] interconnect: qcom: sdx65: Retire DEFINE_QBCM MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20230708-topic-rpmh_icc_rsc-v1-20-b223bd2ac8dd@linaro.org> References: <20230708-topic-rpmh_icc_rsc-v1-0-b223bd2ac8dd@linaro.org> In-Reply-To: <20230708-topic-rpmh_icc_rsc-v1-0-b223bd2ac8dd@linaro.org> To: Andy Gross , Bjorn Andersson , Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1689077904; l=6218; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=Fdsj7Q8qluuHDSxo4HSyUvvKfsGRHI1pvdy6XHDDsKo=; b=9lSQq6+ZIpxll0H/JERMHh/63NXuDH5sC5z5byZrPdLmDqG6Y8+4slb8XxQ7q3ZYznonHtN9K qAJ9iEaVbg2AqKcaNU5XSSrczELv5nOez3VrH5wqLB4XEs8xCQ1p/a1 X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The struct definition macros are hard to read and comapre, expand them. Signed-off-by: Konrad Dybcio --- drivers/interconnect/qcom/sdx65.c | 205 ++++++++++++++++++++++++++++++++++= ---- 1 file changed, 185 insertions(+), 20 deletions(-) diff --git a/drivers/interconnect/qcom/sdx65.c b/drivers/interconnect/qcom/= sdx65.c index bebed036fe7a..881a39c172e3 100644 --- a/drivers/interconnect/qcom/sdx65.c +++ b/drivers/interconnect/qcom/sdx65.c @@ -603,26 +603,191 @@ static struct qcom_icc_node xs_sys_tcu_cfg =3D { .buswidth =3D 8, }; =20 -DEFINE_QBCM(bcm_ce0, "CE0", false, &qxm_crypto); -DEFINE_QBCM(bcm_mc0, "MC0", true, &ebi); -DEFINE_QBCM(bcm_pn0, "PN0", true, &qhm_snoc_cfg, &qhs_aoss, &qhs_apss, &qh= s_audio, &qhs_blsp1, &qhs_clk_ctl, &qhs_crypto0_cfg, &qhs_ddrss_cfg, &qhs_e= cc_cfg, &qhs_imem_cfg, &qhs_ipa, &qhs_mss_cfg, &qhs_pcie_parf, &qhs_pdm, &q= hs_prng, &qhs_qdss_cfg, &qhs_qpic, &qhs_sdc1, &qhs_snoc_cfg, &qhs_spmi_fetc= her, &qhs_spmi_vgi_coex, &qhs_tcsr, &qhs_tlmm, &qhs_usb3, &qhs_usb3_phy, &s= rvc_snoc); -DEFINE_QBCM(bcm_pn1, "PN1", false, &xm_sdc1); -DEFINE_QBCM(bcm_pn2, "PN2", false, &qhm_audio, &qhm_spmi_fetcher1); -DEFINE_QBCM(bcm_pn3, "PN3", false, &qhm_blsp1, &qhm_qpic); -DEFINE_QBCM(bcm_pn4, "PN4", false, &qxm_crypto); -DEFINE_QBCM(bcm_sh0, "SH0", true, &qns_llcc); -DEFINE_QBCM(bcm_sh1, "SH1", false, &qns_memnoc_snoc); -DEFINE_QBCM(bcm_sh3, "SH3", false, &xm_apps_rdwr); -DEFINE_QBCM(bcm_sn0, "SN0", true, &qns_snoc_memnoc); -DEFINE_QBCM(bcm_sn1, "SN1", false, &qxs_imem); -DEFINE_QBCM(bcm_sn2, "SN2", false, &xs_qdss_stm); -DEFINE_QBCM(bcm_sn3, "SN3", false, &xs_sys_tcu_cfg); -DEFINE_QBCM(bcm_sn5, "SN5", false, &xs_pcie); -DEFINE_QBCM(bcm_sn6, "SN6", false, &qhm_qdss_bam, &xm_qdss_etr); -DEFINE_QBCM(bcm_sn7, "SN7", false, &qnm_aggre_noc, &xm_pcie, &xm_usb3, &qn= s_aggre_noc); -DEFINE_QBCM(bcm_sn8, "SN8", false, &qnm_memnoc); -DEFINE_QBCM(bcm_sn9, "SN9", false, &qnm_memnoc_pcie); -DEFINE_QBCM(bcm_sn10, "SN10", false, &qnm_ipa, &xm_ipa2pcie_slv); +static struct qcom_icc_bcm bcm_ce0 =3D { + .name =3D "CE0", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qxm_crypto }, +}; + +static struct qcom_icc_bcm bcm_mc0 =3D { + .name =3D "MC0", + .keepalive =3D true, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &ebi }, +}; + +static struct qcom_icc_bcm bcm_pn0 =3D { + .name =3D "PN0", + .keepalive =3D true, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 26, + .nodes =3D { &qhm_snoc_cfg, + &qhs_aoss, + &qhs_apss, + &qhs_audio, + &qhs_blsp1, + &qhs_clk_ctl, + &qhs_crypto0_cfg, + &qhs_ddrss_cfg, + &qhs_ecc_cfg, + &qhs_imem_cfg, + &qhs_ipa, + &qhs_mss_cfg, + &qhs_pcie_parf, + &qhs_pdm, + &qhs_prng, + &qhs_qdss_cfg, + &qhs_qpic, + &qhs_sdc1, + &qhs_snoc_cfg, + &qhs_spmi_fetcher, + &qhs_spmi_vgi_coex, + &qhs_tcsr, + &qhs_tlmm, + &qhs_usb3, + &qhs_usb3_phy, + &srvc_snoc + }, +}; + +static struct qcom_icc_bcm bcm_pn1 =3D { + .name =3D "PN1", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &xm_sdc1 }, +}; + +static struct qcom_icc_bcm bcm_pn2 =3D { + .name =3D "PN2", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 2, + .nodes =3D { &qhm_audio, &qhm_spmi_fetcher1 }, +}; + +static struct qcom_icc_bcm bcm_pn3 =3D { + .name =3D "PN3", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 2, + .nodes =3D { &qhm_blsp1, &qhm_qpic }, +}; + +static struct qcom_icc_bcm bcm_pn4 =3D { + .name =3D "PN4", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qxm_crypto }, +}; + +static struct qcom_icc_bcm bcm_sh0 =3D { + .name =3D "SH0", + .keepalive =3D true, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qns_llcc }, +}; + +static struct qcom_icc_bcm bcm_sh1 =3D { + .name =3D "SH1", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qns_memnoc_snoc }, +}; + +static struct qcom_icc_bcm bcm_sh3 =3D { + .name =3D "SH3", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &xm_apps_rdwr }, +}; + +static struct qcom_icc_bcm bcm_sn0 =3D { + .name =3D "SN0", + .keepalive =3D true, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qns_snoc_memnoc }, +}; + +static struct qcom_icc_bcm bcm_sn1 =3D { + .name =3D "SN1", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qxs_imem }, +}; + +static struct qcom_icc_bcm bcm_sn2 =3D { + .name =3D "SN2", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &xs_qdss_stm }, +}; + +static struct qcom_icc_bcm bcm_sn3 =3D { + .name =3D "SN3", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &xs_sys_tcu_cfg }, +}; + +static struct qcom_icc_bcm bcm_sn5 =3D { + .name =3D "SN5", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &xs_pcie }, +}; + +static struct qcom_icc_bcm bcm_sn6 =3D { + .name =3D "SN6", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 2, + .nodes =3D { &qhm_qdss_bam, &xm_qdss_etr }, +}; + +static struct qcom_icc_bcm bcm_sn7 =3D { + .name =3D "SN7", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 4, + .nodes =3D { &qnm_aggre_noc, &xm_pcie, &xm_usb3, &qns_aggre_noc }, +}; + +static struct qcom_icc_bcm bcm_sn8 =3D { + .name =3D "SN8", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qnm_memnoc }, +}; + +static struct qcom_icc_bcm bcm_sn9 =3D { + .name =3D "SN9", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 1, + .nodes =3D { &qnm_memnoc_pcie }, +}; + +static struct qcom_icc_bcm bcm_sn10 =3D { + .name =3D "SN10", + .keepalive =3D false, + .voter_idx =3D ICC_BCM_VOTER_APPS, + .num_nodes =3D 2, + .nodes =3D { &qnm_ipa, &xm_ipa2pcie_slv }, +}; =20 static struct qcom_icc_bcm * const mc_virt_bcms[] =3D { &bcm_mc0, --=20 2.41.0