From nobody Sun Feb 8 04:34:39 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7A78EB64DD for ; Tue, 4 Jul 2023 17:33:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231454AbjGDRd0 (ORCPT ); Tue, 4 Jul 2023 13:33:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41752 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230259AbjGDRdZ (ORCPT ); Tue, 4 Jul 2023 13:33:25 -0400 Received: from mail-ed1-x535.google.com (mail-ed1-x535.google.com [IPv6:2a00:1450:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0B58D10E3 for ; Tue, 4 Jul 2023 10:33:23 -0700 (PDT) Received: by mail-ed1-x535.google.com with SMTP id 4fb4d7f45d1cf-51d91e9b533so6511574a12.3 for ; Tue, 04 Jul 2023 10:33:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1688492001; x=1691084001; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=voSV3r6liSTPswELgXfBz+FbRIZzGdFTovggUY0LZ1c=; b=niI9qf70lz6ehiJfC5AEObc/h1RpkL9AWeQrbq4VstdIAjIdYtxtiE+305qWdgfmIr EGqP51lbJpROOFM446kUlZhkHSvo1czE7oDyobhSC/pEjwlgh9p1Nts6bHvMLwfiR/ll sZovZO3WkNucyZMbpVsNCxUQ6X+Tq8qiYXtFA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1688492001; x=1691084001; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=voSV3r6liSTPswELgXfBz+FbRIZzGdFTovggUY0LZ1c=; b=MoIR/7gW9GDsiwFMpiPSi6UUaek52zQUlxhTLVXcMpR92REFGDpDF6SqdqsjdRaee6 MCjSDlLfYOSVmSGBSJemu4qS++9k3RztF5gpKN9DGbJyNYj5mAz4bJJDLYUl7YLSMgFq hWAZy5OFhM8E4PZWsH9a/DT2Ykc6idCY9LWEVTAofujt7hWsX9OE83BB3kieLp9pAJIz J/HqY7jUt4x42sHPuj/yzIybqczZL3k7qVojEmgFCqIa58CXHWqKXHlG3YIOyfJAj7Sy rCegR3v2+xnMbMpJG79HgPDM41vE4n5Ao2Bx0Ya0V1cML6YQlEj5Mzm7mh1XBNd50eFz kC+A== X-Gm-Message-State: ABy/qLZu+fbc0pm56ZHqWCJM7FvqX4m8kMhSl7Kipbwt3QKUoWB6Ly0y Rc+5Z1RY6ZrI+FLlCxTTOm1aeXR9Xwi+mOFxqDI= X-Google-Smtp-Source: APBJJlHsQfO4bzGm+NE7pP3Z/pJZH72loPlBskyiVeaBbdPwNWxr2fgtRrjBVIkAOtimINeZlnEhDA== X-Received: by 2002:aa7:df85:0:b0:51e:1692:1111 with SMTP id b5-20020aa7df85000000b0051e16921111mr3710970edy.3.1688492001252; Tue, 04 Jul 2023 10:33:21 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-58-49-236.retail.telecomitalia.it. [82.58.49.236]) by smtp.gmail.com with ESMTPSA id p18-20020aa7d312000000b0051a2d2f82fdsm12241239edq.6.2023.07.04.10.33.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Jul 2023 10:33:20 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH] ARM: dts: stm32: re-add CAN support on stm32f746 Date: Tue, 4 Jul 2023 19:33:17 +0200 Message-Id: <20230704173317.590190-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The revert commit 36a6418bb1259 ("Revert "ARM: dts: stm32: add CAN support on stm32f746"") prevented parsing errors due to the lack of CAN3 binding. Now that the binding definition for CAN3 is available in the mainline thanks to commit 8f3ef556f8e1a ("dt-bindings: mfd: stm32f7: Add binding definition for CAN3"), we can re-add the CAN support and make the driver usable again. Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/st/stm32f746.dtsi | 47 +++++++++++++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm= 32f746.dtsi index d1802efd067c..bfff1a58bf3d 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -257,6 +257,23 @@ rtc: rtc@40002800 { status =3D "disabled"; }; =20 + can3: can@40003400 { + compatible =3D "st,stm32f4-bxcan"; + reg =3D <0x40003400 0x200>; + interrupts =3D <104>, <105>, <106>, <107>; + interrupt-names =3D "tx", "rx0", "rx1", "sce"; + resets =3D <&rcc STM32F7_APB1_RESET(CAN3)>; + clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + st,gcan =3D <&gcan3>; + status =3D "disabled"; + }; + + gcan3: gcan@40003600 { + compatible =3D "st,stm32f4-gcan", "syscon"; + reg =3D <0x40003600 0x200>; + clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + }; + usart2: serial@40004400 { compatible =3D "st,stm32f7-uart"; reg =3D <0x40004400 0x400>; @@ -337,6 +354,36 @@ i2c4: i2c@40006000 { status =3D "disabled"; }; =20 + can1: can@40006400 { + compatible =3D "st,stm32f4-bxcan"; + reg =3D <0x40006400 0x200>; + interrupts =3D <19>, <20>, <21>, <22>; + interrupt-names =3D "tx", "rx0", "rx1", "sce"; + resets =3D <&rcc STM32F7_APB1_RESET(CAN1)>; + clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(CAN1)>; + st,can-primary; + st,gcan =3D <&gcan1>; + status =3D "disabled"; + }; + + gcan1: gcan@40006600 { + compatible =3D "st,stm32f4-gcan", "syscon"; + reg =3D <0x40006600 0x200>; + clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(CAN1)>; + }; + + can2: can@40006800 { + compatible =3D "st,stm32f4-bxcan"; + reg =3D <0x40006800 0x200>; + iterrupts =3D <63>, <64>, <65>, <66>; + interrupt-names =3D "tx", "rx0", "rx1", "sce"; + resets =3D <&rcc STM32F7_APB1_RESET(CAN2)>; + clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(CAN2)>; + st,can-secondary; + st,gcan =3D <&gcan1>; + status =3D "disabled"; + }; + cec: cec@40006c00 { compatible =3D "st,stm32-cec"; reg =3D <0x40006C00 0x400>; --=20 2.32.0