From nobody Sun Feb 8 15:29:23 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 57A14EB64DA for ; Fri, 30 Jun 2023 20:18:32 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232489AbjF3USb (ORCPT ); Fri, 30 Jun 2023 16:18:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44390 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232284AbjF3USI (ORCPT ); Fri, 30 Jun 2023 16:18:08 -0400 Received: from unicorn.mansr.com (unicorn.mansr.com [81.2.72.234]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 536FA358A for ; Fri, 30 Jun 2023 13:18:05 -0700 (PDT) Received: from raven.mansr.com (raven.mansr.com [IPv6:2001:8b0:ca0d:1::3]) by unicorn.mansr.com (Postfix) with ESMTPS id 604AF15361; Fri, 30 Jun 2023 21:18:03 +0100 (BST) Received: by raven.mansr.com (Postfix, from userid 51770) id 4A4F0219FD4; Fri, 30 Jun 2023 21:18:03 +0100 (BST) From: Mans Rullgard To: Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Maxime Ripard Cc: Daniel Lezcano , Thomas Gleixner , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev Subject: [PATCH 1/3] clocksource: sun5i: remove duplication of code and data Date: Fri, 30 Jun 2023 21:01:26 +0100 Message-ID: <20230630201800.16501-2-mans@mansr.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230630201800.16501-1-mans@mansr.com> References: <20230630201800.16501-1-mans@mansr.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Move the clocksource and clock_event_device structs into the main struct sun5i_timer, and update the code for the new layout. This removes a lot of duplication of both code and data. Signed-off-by: Mans Rullgard Acked-by: Jernej Skrabec --- drivers/clocksource/timer-sun5i.c | 206 +++++++++++------------------- 1 file changed, 76 insertions(+), 130 deletions(-) diff --git a/drivers/clocksource/timer-sun5i.c b/drivers/clocksource/timer-= sun5i.c index 7d5fa9069906..e0ca97cf80cb 100644 --- a/drivers/clocksource/timer-sun5i.c +++ b/drivers/clocksource/timer-sun5i.c @@ -35,31 +35,26 @@ =20 #define TIMER_SYNC_TICKS 3 =20 -struct sun5i_timer { +/* Pointless struct to minimise diff */ +struct _sun5i_timer { void __iomem *base; struct clk *clk; struct notifier_block clk_rate_cb; u32 ticks_per_jiffy; }; =20 -#define to_sun5i_timer(x) \ - container_of(x, struct sun5i_timer, clk_rate_cb) - -struct sun5i_timer_clksrc { - struct sun5i_timer timer; +struct sun5i_timer { + struct _sun5i_timer timer; struct clocksource clksrc; -}; - -#define to_sun5i_timer_clksrc(x) \ - container_of(x, struct sun5i_timer_clksrc, clksrc) - -struct sun5i_timer_clkevt { - struct sun5i_timer timer; struct clock_event_device clkevt; }; =20 -#define to_sun5i_timer_clkevt(x) \ - container_of(x, struct sun5i_timer_clkevt, clkevt) +#define nb_to_sun5i_timer(x) \ + container_of(x, struct sun5i_timer, timer.clk_rate_cb) +#define clksrc_to_sun5i_timer(x) \ + container_of(x, struct sun5i_timer, clksrc) +#define clkevt_to_sun5i_timer(x) \ + container_of(x, struct sun5i_timer, clkevt) =20 /* * When we disable a timer, we need to wait at least for 2 cycles of @@ -67,7 +62,7 @@ struct sun5i_timer_clkevt { * that is already setup and runs at the same frequency than the other * timers, and we never will be disabled. */ -static void sun5i_clkevt_sync(struct sun5i_timer_clkevt *ce) +static void sun5i_clkevt_sync(struct sun5i_timer *ce) { u32 old =3D readl(ce->timer.base + TIMER_CNTVAL_LO_REG(1)); =20 @@ -75,7 +70,7 @@ static void sun5i_clkevt_sync(struct sun5i_timer_clkevt *= ce) cpu_relax(); } =20 -static void sun5i_clkevt_time_stop(struct sun5i_timer_clkevt *ce, u8 timer) +static void sun5i_clkevt_time_stop(struct sun5i_timer *ce, u8 timer) { u32 val =3D readl(ce->timer.base + TIMER_CTL_REG(timer)); writel(val & ~TIMER_CTL_ENABLE, ce->timer.base + TIMER_CTL_REG(timer)); @@ -83,12 +78,12 @@ static void sun5i_clkevt_time_stop(struct sun5i_timer_c= lkevt *ce, u8 timer) sun5i_clkevt_sync(ce); } =20 -static void sun5i_clkevt_time_setup(struct sun5i_timer_clkevt *ce, u8 time= r, u32 delay) +static void sun5i_clkevt_time_setup(struct sun5i_timer *ce, u8 timer, u32 = delay) { writel(delay, ce->timer.base + TIMER_INTVAL_LO_REG(timer)); } =20 -static void sun5i_clkevt_time_start(struct sun5i_timer_clkevt *ce, u8 time= r, bool periodic) +static void sun5i_clkevt_time_start(struct sun5i_timer *ce, u8 timer, bool= periodic) { u32 val =3D readl(ce->timer.base + TIMER_CTL_REG(timer)); =20 @@ -103,7 +98,7 @@ static void sun5i_clkevt_time_start(struct sun5i_timer_c= lkevt *ce, u8 timer, boo =20 static int sun5i_clkevt_shutdown(struct clock_event_device *clkevt) { - struct sun5i_timer_clkevt *ce =3D to_sun5i_timer_clkevt(clkevt); + struct sun5i_timer *ce =3D clkevt_to_sun5i_timer(clkevt); =20 sun5i_clkevt_time_stop(ce, 0); return 0; @@ -111,7 +106,7 @@ static int sun5i_clkevt_shutdown(struct clock_event_dev= ice *clkevt) =20 static int sun5i_clkevt_set_oneshot(struct clock_event_device *clkevt) { - struct sun5i_timer_clkevt *ce =3D to_sun5i_timer_clkevt(clkevt); + struct sun5i_timer *ce =3D clkevt_to_sun5i_timer(clkevt); =20 sun5i_clkevt_time_stop(ce, 0); sun5i_clkevt_time_start(ce, 0, false); @@ -120,7 +115,7 @@ static int sun5i_clkevt_set_oneshot(struct clock_event_= device *clkevt) =20 static int sun5i_clkevt_set_periodic(struct clock_event_device *clkevt) { - struct sun5i_timer_clkevt *ce =3D to_sun5i_timer_clkevt(clkevt); + struct sun5i_timer *ce =3D clkevt_to_sun5i_timer(clkevt); =20 sun5i_clkevt_time_stop(ce, 0); sun5i_clkevt_time_setup(ce, 0, ce->timer.ticks_per_jiffy); @@ -131,7 +126,7 @@ static int sun5i_clkevt_set_periodic(struct clock_event= _device *clkevt) static int sun5i_clkevt_next_event(unsigned long evt, struct clock_event_device *clkevt) { - struct sun5i_timer_clkevt *ce =3D to_sun5i_timer_clkevt(clkevt); + struct sun5i_timer *ce =3D clkevt_to_sun5i_timer(clkevt); =20 sun5i_clkevt_time_stop(ce, 0); sun5i_clkevt_time_setup(ce, 0, evt - TIMER_SYNC_TICKS); @@ -142,7 +137,7 @@ static int sun5i_clkevt_next_event(unsigned long evt, =20 static irqreturn_t sun5i_timer_interrupt(int irq, void *dev_id) { - struct sun5i_timer_clkevt *ce =3D dev_id; + struct sun5i_timer *ce =3D dev_id; =20 writel(0x1, ce->timer.base + TIMER_IRQ_ST_REG); ce->clkevt.event_handler(&ce->clkevt); @@ -152,17 +147,16 @@ static irqreturn_t sun5i_timer_interrupt(int irq, voi= d *dev_id) =20 static u64 sun5i_clksrc_read(struct clocksource *clksrc) { - struct sun5i_timer_clksrc *cs =3D to_sun5i_timer_clksrc(clksrc); + struct sun5i_timer *cs =3D clksrc_to_sun5i_timer(clksrc); =20 return ~readl(cs->timer.base + TIMER_CNTVAL_LO_REG(1)); } =20 -static int sun5i_rate_cb_clksrc(struct notifier_block *nb, - unsigned long event, void *data) +static int sun5i_rate_cb(struct notifier_block *nb, + unsigned long event, void *data) { struct clk_notifier_data *ndata =3D data; - struct sun5i_timer *timer =3D to_sun5i_timer(nb); - struct sun5i_timer_clksrc *cs =3D container_of(timer, struct sun5i_timer_= clksrc, timer); + struct sun5i_timer *cs =3D nb_to_sun5i_timer(nb); =20 switch (event) { case PRE_RATE_CHANGE: @@ -171,6 +165,8 @@ static int sun5i_rate_cb_clksrc(struct notifier_block *= nb, =20 case POST_RATE_CHANGE: clocksource_register_hz(&cs->clksrc, ndata->new_rate); + clockevents_update_freq(&cs->clkevt, ndata->new_rate); + cs->timer.ticks_per_jiffy =3D DIV_ROUND_UP(ndata->new_rate, HZ); break; =20 default: @@ -181,41 +177,12 @@ static int sun5i_rate_cb_clksrc(struct notifier_block= *nb, } =20 static int __init sun5i_setup_clocksource(struct device_node *node, - void __iomem *base, - struct clk *clk, int irq) + struct sun5i_timer *cs, + unsigned long rate) { - struct sun5i_timer_clksrc *cs; - unsigned long rate; + void __iomem *base =3D cs->timer.base; int ret; =20 - cs =3D kzalloc(sizeof(*cs), GFP_KERNEL); - if (!cs) - return -ENOMEM; - - ret =3D clk_prepare_enable(clk); - if (ret) { - pr_err("Couldn't enable parent clock\n"); - goto err_free; - } - - rate =3D clk_get_rate(clk); - if (!rate) { - pr_err("Couldn't get parent clock rate\n"); - ret =3D -EINVAL; - goto err_disable_clk; - } - - cs->timer.base =3D base; - cs->timer.clk =3D clk; - cs->timer.clk_rate_cb.notifier_call =3D sun5i_rate_cb_clksrc; - cs->timer.clk_rate_cb.next =3D NULL; - - ret =3D clk_notifier_register(clk, &cs->timer.clk_rate_cb); - if (ret) { - pr_err("Unable to register clock notifier.\n"); - goto err_disable_clk; - } - writel(~0, base + TIMER_INTVAL_LO_REG(1)); writel(TIMER_CTL_ENABLE | TIMER_CTL_RELOAD, base + TIMER_CTL_REG(1)); @@ -229,72 +196,20 @@ static int __init sun5i_setup_clocksource(struct devi= ce_node *node, ret =3D clocksource_register_hz(&cs->clksrc, rate); if (ret) { pr_err("Couldn't register clock source.\n"); - goto err_remove_notifier; + return ret; } =20 return 0; - -err_remove_notifier: - clk_notifier_unregister(clk, &cs->timer.clk_rate_cb); -err_disable_clk: - clk_disable_unprepare(clk); -err_free: - kfree(cs); - return ret; -} - -static int sun5i_rate_cb_clkevt(struct notifier_block *nb, - unsigned long event, void *data) -{ - struct clk_notifier_data *ndata =3D data; - struct sun5i_timer *timer =3D to_sun5i_timer(nb); - struct sun5i_timer_clkevt *ce =3D container_of(timer, struct sun5i_timer_= clkevt, timer); - - if (event =3D=3D POST_RATE_CHANGE) { - clockevents_update_freq(&ce->clkevt, ndata->new_rate); - ce->timer.ticks_per_jiffy =3D DIV_ROUND_UP(ndata->new_rate, HZ); - } - - return NOTIFY_DONE; } =20 -static int __init sun5i_setup_clockevent(struct device_node *node, void __= iomem *base, - struct clk *clk, int irq) +static int __init sun5i_setup_clockevent(struct device_node *node, + struct sun5i_timer *ce, + unsigned long rate, int irq) { - struct sun5i_timer_clkevt *ce; - unsigned long rate; + void __iomem *base =3D ce->timer.base; int ret; u32 val; =20 - ce =3D kzalloc(sizeof(*ce), GFP_KERNEL); - if (!ce) - return -ENOMEM; - - ret =3D clk_prepare_enable(clk); - if (ret) { - pr_err("Couldn't enable parent clock\n"); - goto err_free; - } - - rate =3D clk_get_rate(clk); - if (!rate) { - pr_err("Couldn't get parent clock rate\n"); - ret =3D -EINVAL; - goto err_disable_clk; - } - - ce->timer.base =3D base; - ce->timer.ticks_per_jiffy =3D DIV_ROUND_UP(rate, HZ); - ce->timer.clk =3D clk; - ce->timer.clk_rate_cb.notifier_call =3D sun5i_rate_cb_clkevt; - ce->timer.clk_rate_cb.next =3D NULL; - - ret =3D clk_notifier_register(clk, &ce->timer.clk_rate_cb); - if (ret) { - pr_err("Unable to register clock notifier.\n"); - goto err_disable_clk; - } - ce->clkevt.name =3D node->name; ce->clkevt.features =3D CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT; ce->clkevt.set_next_event =3D sun5i_clkevt_next_event; @@ -317,27 +232,25 @@ static int __init sun5i_setup_clockevent(struct devic= e_node *node, void __iomem "sun5i_timer0", ce); if (ret) { pr_err("Unable to register interrupt\n"); - goto err_remove_notifier; + return ret; } =20 return 0; - -err_remove_notifier: - clk_notifier_unregister(clk, &ce->timer.clk_rate_cb); -err_disable_clk: - clk_disable_unprepare(clk); -err_free: - kfree(ce); - return ret; } =20 static int __init sun5i_timer_init(struct device_node *node) { + struct sun5i_timer *st; struct reset_control *rstc; void __iomem *timer_base; struct clk *clk; + unsigned long rate; int irq, ret; =20 + st =3D kzalloc(sizeof(*st), GFP_KERNEL); + if (!st) + return -ENOMEM; + timer_base =3D of_io_request_and_map(node, 0, of_node_full_name(node)); if (IS_ERR(timer_base)) { pr_err("Can't map registers\n"); @@ -356,15 +269,48 @@ static int __init sun5i_timer_init(struct device_node= *node) return PTR_ERR(clk); } =20 + ret =3D clk_prepare_enable(clk); + if (ret) { + pr_err("Couldn't enable parent clock\n"); + goto err_free; + } + + rate =3D clk_get_rate(clk); + if (!rate) { + pr_err("Couldn't get parent clock rate\n"); + ret =3D -EINVAL; + goto err_disable_clk; + } + + st->timer.base =3D timer_base; + st->timer.ticks_per_jiffy =3D DIV_ROUND_UP(rate, HZ); + st->timer.clk =3D clk; + st->timer.clk_rate_cb.notifier_call =3D sun5i_rate_cb; + st->timer.clk_rate_cb.next =3D NULL; + + ret =3D clk_notifier_register(clk, &st->timer.clk_rate_cb); + if (ret) { + pr_err("Unable to register clock notifier.\n"); + goto err_disable_clk; + } + rstc =3D of_reset_control_get(node, NULL); if (!IS_ERR(rstc)) reset_control_deassert(rstc); =20 - ret =3D sun5i_setup_clocksource(node, timer_base, clk, irq); + ret =3D sun5i_setup_clocksource(node, st, rate); if (ret) - return ret; + goto err_remove_notifier; =20 - return sun5i_setup_clockevent(node, timer_base, clk, irq); + return sun5i_setup_clockevent(node, st, rate, irq); + +err_remove_notifier: + clk_notifier_unregister(clk, &st->timer.clk_rate_cb); +err_disable_clk: + clk_disable_unprepare(clk); +err_free: + kfree(st); + return ret; } TIMER_OF_DECLARE(sun5i_a13, "allwinner,sun5i-a13-hstimer", sun5i_timer_init); --=20 2.41.0