From nobody Sun Feb 8 08:27:54 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0CF03C7EE23 for ; Wed, 17 May 2023 14:41:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231764AbjEQOl4 (ORCPT ); Wed, 17 May 2023 10:41:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35120 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231726AbjEQOlw (ORCPT ); Wed, 17 May 2023 10:41:52 -0400 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A1067127; Wed, 17 May 2023 07:41:50 -0700 (PDT) Received: by mail-wm1-x336.google.com with SMTP id 5b1f17b1804b1-3f42c865534so8594785e9.2; Wed, 17 May 2023 07:41:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1684334509; x=1686926509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cm0zjjuOW1lpOVeKvpO2DYLBf4OIYsFQQGDnM8b+f28=; b=QnVqojtzrGoL4hHw5H+TUT+kRERzmGpxoOtgjPBOaTSOrfJHSkA+UbG7eXm7OJgRV4 rhHgGXXwBz+r9ZQgLh8GuGeoFRMd5b+PjWlvlxP9H8T0+Uw6/A15xyf8BEnvA93JC4AQ vyYnHDyXnONE0JAnsBjHG2nM20KxomswEUUyChZCLSjC5FKqspI6oy2fnamIdPKDZh0P O9l96dmzv9nFN5mECyYxcDHiiLjg3cTbTmaMfsvsf2S3wWE2BbG66CFFaV2oBrD8VbHi yV6Bx9+6+4Bnp1Pav8QyxoRCfwaP8YINbRSHrNPnyWstcV6AWP9LfBXTUFYqc+1/16rg Hmqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684334509; x=1686926509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cm0zjjuOW1lpOVeKvpO2DYLBf4OIYsFQQGDnM8b+f28=; b=EbjMa5pVVwohtLHep47KigUTtfaRUaakO57JLXLigvQ15ki52LKKYC3yxkoG52jyd3 jNey+AdG6YoDybj2LlAQh+2jl1cbI/5Xg2lcdub+v9Q1YgzIevD636/IeeS1i/aawLLU 5Oraxh2lSHGS4Ln5ILS9WgYZYMlrEqBwEeQjl4TlZXBFU4sNYszWgnSDLBK4Ox97zID1 IyK2DN2tEB1S9+6mx8W1NNUclmfJ/NVNxYmTeeqyz1lFzzhN5o/YMQL3yDgahC4Qk0mF z5Mc1dT8g3DesGzEF4D/OTWpcdbY1E6ZyE6jgRtBrq+/kEmmCm4UfBUuYTvpkOuxcRdc 5TwA== X-Gm-Message-State: AC+VfDxVhCz95aGuIJl+dfVR7ljLJZuDaC1qwus42l60REHTH3LmLeSN qtJUhMa34InOsIn2aZax8Rc= X-Google-Smtp-Source: ACHHUZ6sgLyjuNOg+HrPeWugT25ZXDNG4owSJ+H6DD7xZfDIJYvdXJo8DaHJOdzRATIXWEZqRk8VqQ== X-Received: by 2002:a7b:cd83:0:b0:3f4:2ae5:b35d with SMTP id y3-20020a7bcd83000000b003f42ae5b35dmr23383261wmj.40.1684334508850; Wed, 17 May 2023 07:41:48 -0700 (PDT) Received: from debby ([2a01:e0a:a6d:a8d0:7ff4:8f61:5574:9f95]) by smtp.gmail.com with ESMTPSA id o15-20020a05600c378f00b003f4289b18a7sm2598720wmr.5.2023.05.17.07.41.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 May 2023 07:41:48 -0700 (PDT) From: Romain Perier To: Alessandro Zummo , Alexandre Belloni , Daniel Palmer , Romain Perier , Rob Herring Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/3] rtc: Add support for the SSD20xD RTC Date: Wed, 17 May 2023 16:41:42 +0200 Message-Id: <20230517144144.365631-2-romain.perier@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230517144144.365631-1-romain.perier@gmail.com> References: <20230517144144.365631-1-romain.perier@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Newer SigmaStar SSD20xD SoCs contain a really low power RTC (300uA claimed), capable of running while the system is sleeping (battery powered), this is not the case with the other RTC on older SoCs. This adds basic support for this RTC block. Signed-off-by: Romain Perier Co-developed-by: Daniel Palmer Signed-off-by: Daniel Palmer --- drivers/rtc/Kconfig | 11 ++ drivers/rtc/Makefile | 1 + drivers/rtc/rtc-ssd20xd.c | 249 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 261 insertions(+) create mode 100644 drivers/rtc/rtc-ssd20xd.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 753872408615..894151163ab8 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -1978,4 +1978,15 @@ config RTC_DRV_POLARFIRE_SOC This driver can also be built as a module, if so, the module will be called "rtc-mpfs". =20 +config RTC_DRV_SSD20XD + tristate "SigmaStar SSD20XD RTC" + depends on ARCH_MSTARV7 || COMPILE_TEST + default ARCH_MSTARV7 + help + If you say yes here you get support for the SigmaStar SSD20XD On-Chip + Real Time Clock. + + This driver can also be built as a module, if so, the module + will be called "rtc-ssd20xd". + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index ea445d1ebb17..f14fff00a7aa 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -103,6 +103,7 @@ obj-$(CONFIG_RTC_DRV_MESON) +=3D rtc-meson.o obj-$(CONFIG_RTC_DRV_MOXART) +=3D rtc-moxart.o obj-$(CONFIG_RTC_DRV_MPC5121) +=3D rtc-mpc5121.o obj-$(CONFIG_RTC_DRV_MSC313) +=3D rtc-msc313.o +obj-$(CONFIG_RTC_DRV_SSD20XD) +=3D rtc-ssd20xd.o obj-$(CONFIG_RTC_DRV_MSM6242) +=3D rtc-msm6242.o obj-$(CONFIG_RTC_DRV_MT2712) +=3D rtc-mt2712.o obj-$(CONFIG_RTC_DRV_MT6397) +=3D rtc-mt6397.o diff --git a/drivers/rtc/rtc-ssd20xd.c b/drivers/rtc/rtc-ssd20xd.c new file mode 100644 index 000000000000..4dfa37109d88 --- /dev/null +++ b/drivers/rtc/rtc-ssd20xd.c @@ -0,0 +1,249 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Real time clocks driver for MStar/SigmaStar SSD20xD SoCs. + * + * (C) 2021 Daniel Palmer + * (C) 2023 Romain Perier + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define REG_CTRL 0x0 +#define REG_CTRL1 0x4 +#define REG_ISO_CTRL 0xc +#define REG_WRDATA_L 0x10 +#define REG_WRDATA_H 0x14 +#define REG_ISOACK 0x20 +#define REG_RDDATA_L 0x24 +#define REG_RDDATA_H 0x28 +#define REG_RDCNT_L 0x30 +#define REG_RDCNT_H 0x34 +#define REG_CNT_TRIG 0x38 +#define REG_PWRCTRL 0x3c +#define REG_RTC_TEST 0x54 + +#define CNT_RD_TRIG_BIT BIT(0) +#define CNT_RD_BIT BIT(0) +#define BASE_WR_BIT BIT(1) +#define BASE_RD_BIT BIT(2) +#define CNT_RST_BIT BIT(3) +#define ISO_CTRL_ACK_MASK BIT(3) +#define ISO_CTRL_ACK_SHIFT 3 +#define SW0_WR_BIT BIT(5) +#define SW1_WR_BIT BIT(6) +#define SW0_RD_BIT BIT(7) +#define SW1_RD_BIT BIT(8) + +#define ISO_CTRL_MASK GENMASK(2, 0) + +struct ssd20xd_rtc { + struct rtc_device *rtc_dev; + void __iomem *base; +}; + +static u8 read_iso_en(void __iomem *base) +{ + return readb(base + REG_RTC_TEST) & 0x1; +} + +static u8 read_iso_ctrl_ack(void __iomem *base) +{ + return (readb(base + REG_ISOACK) & ISO_CTRL_ACK_MASK) >> ISO_CTRL_ACK_SHI= FT; +} + +static int ssd20xd_rtc_isoctrl(struct ssd20xd_rtc *priv) +{ + static const unsigned int sequence[] =3D { 0x0, 0x1, 0x3, 0x7, 0x5, 0x1, = 0x0 }; + unsigned int val; + struct device *dev =3D &priv->rtc_dev->dev; + int i, ret; + + /* + * This gates iso_en by writing a special sequence of bytes to iso_ctrl + * and ensuring that it has been correctly applied by reading iso_ctrl_ack + */ + for (i =3D 0; i < ARRAY_SIZE(sequence); i++) { + writeb(sequence[i] & ISO_CTRL_MASK, priv->base + REG_ISO_CTRL); + + ret =3D read_poll_timeout(read_iso_ctrl_ack, val, val =3D=3D (i % 2), 10= 0, + 20 * 100, true, priv->base); + if (ret) { + dev_err(dev, "Timeout waiting for ack byte %i (%x) of sequence\n", i, + sequence[i]); + return ret; + } + } + + /* + * At this point iso_en should be raised for 1ms + */ + ret =3D read_poll_timeout(read_iso_en, val, val, 100, 22 * 100, true, pri= v->base); + if (ret) + dev_err(dev, "Timeout waiting for iso_en\n"); + mdelay(2); + return 0; +} + +static void ssd20xd_rtc_read_reg(struct ssd20xd_rtc *priv, unsigned int re= g, + unsigned int field, unsigned int *base) +{ + unsigned int l, h; + u16 val; + + /* Ask for the content of an RTC value into RDDATA by gating iso_en, + * then iso_en is gated and the content of RDDATA can be read + */ + val =3D readw(priv->base + reg); + writew(val | field, priv->base + reg); + ssd20xd_rtc_isoctrl(priv); + writew(val & ~field, priv->base + reg); + + l =3D readw(priv->base + REG_RDDATA_L); + h =3D readw(priv->base + REG_RDDATA_H); + + *base =3D (h << 16) | l; +} + +static void ssd20xd_rtc_write_reg(struct ssd20xd_rtc *priv, unsigned int r= eg, + unsigned int field, u32 base) +{ + u16 val; + + /* Set the content of an RTC value from WRDATA by gating iso_en */ + val =3D readw(priv->base + reg); + writew(val | field, priv->base + reg); + writew(base, priv->base + REG_WRDATA_L); + writew(base >> 16, priv->base + REG_WRDATA_H); + ssd20xd_rtc_isoctrl(priv); + writew(val & ~field, priv->base + reg); +} + +static int ssd20xd_rtc_read_counter(struct ssd20xd_rtc *priv, unsigned int= *counter) +{ + unsigned int l, h; + u16 val; + + val =3D readw(priv->base + REG_CTRL1); + writew(val | CNT_RD_BIT, priv->base + REG_CTRL1); + ssd20xd_rtc_isoctrl(priv); + writew(val & ~CNT_RD_BIT, priv->base + REG_CTRL1); + + val =3D readw(priv->base + REG_CTRL1); + writew(val | CNT_RD_TRIG_BIT, priv->base + REG_CNT_TRIG); + writew(val & ~CNT_RD_TRIG_BIT, priv->base + REG_CNT_TRIG); + + l =3D readw(priv->base + REG_RDCNT_L); + h =3D readw(priv->base + REG_RDCNT_H); + + *counter =3D (h << 16) | l; + + return 0; +} + +static int ssd20xd_rtc_read_time(struct device *dev, struct rtc_time *tm) +{ + struct ssd20xd_rtc *priv =3D dev_get_drvdata(dev); + unsigned int sw0, base, counter; + u32 seconds; + int ret; + + /* Check that RTC is enabled by SW */ + ssd20xd_rtc_read_reg(priv, REG_CTRL, SW0_RD_BIT, &sw0); + if (sw0 !=3D 1) + return -EINVAL; + + /* Get RTC base value from RDDATA */ + ssd20xd_rtc_read_reg(priv, REG_CTRL, BASE_RD_BIT, &base); + /* Get RTC counter value from RDDATA */ + ret =3D ssd20xd_rtc_read_counter(priv, &counter); + if (ret) + return ret; + + seconds =3D base + counter; + + rtc_time64_to_tm(seconds, tm); + + return 0; +} + +static int ssd20xd_rtc_reset_counter(struct ssd20xd_rtc *priv) +{ + u16 val; + + val =3D readw(priv->base + REG_CTRL); + writew(val | CNT_RST_BIT, priv->base + REG_CTRL); + ssd20xd_rtc_isoctrl(priv); + writew(val & ~CNT_RST_BIT, priv->base + REG_CTRL); + ssd20xd_rtc_isoctrl(priv); + + return 0; +} + +static int ssd20xd_rtc_set_time(struct device *dev, struct rtc_time *tm) +{ + struct ssd20xd_rtc *priv =3D dev_get_drvdata(dev); + unsigned long seconds =3D rtc_tm_to_time64(tm); + + ssd20xd_rtc_write_reg(priv, REG_CTRL, BASE_WR_BIT, seconds); + ssd20xd_rtc_reset_counter(priv); + ssd20xd_rtc_write_reg(priv, REG_CTRL, SW0_WR_BIT, 1); + + return 0; +} + +static const struct rtc_class_ops ssd20xd_rtc_ops =3D { + .read_time =3D ssd20xd_rtc_read_time, + .set_time =3D ssd20xd_rtc_set_time, +}; + +static int ssd20xd_rtc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct ssd20xd_rtc *priv; + + priv =3D devm_kzalloc(&pdev->dev, sizeof(struct ssd20xd_rtc), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + priv->rtc_dev =3D devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rtc_dev)) + return PTR_ERR(priv->rtc_dev); + + priv->rtc_dev->ops =3D &ssd20xd_rtc_ops; + priv->rtc_dev->range_max =3D U32_MAX; + + platform_set_drvdata(pdev, priv); + + return devm_rtc_register_device(priv->rtc_dev); +} + +static const struct of_device_id ssd20xd_rtc_of_match_table[] =3D { + { .compatible =3D "mstar,ssd20xd-rtc" }, + { } +}; +MODULE_DEVICE_TABLE(of, ssd20xd_rtc_of_match_table); + +static struct platform_driver ssd20xd_rtc_driver =3D { + .probe =3D ssd20xd_rtc_probe, + .driver =3D { + .name =3D "ssd20xd-rtc", + .of_match_table =3D ssd20xd_rtc_of_match_table, + }, +}; +module_platform_driver(ssd20xd_rtc_driver); + +MODULE_AUTHOR("Daniel Palmer "); +MODULE_AUTHOR("Romain Perier "); +MODULE_DESCRIPTION("MStar SSD20xD RTC Driver"); +MODULE_LICENSE("GPL v2"); --=20 2.39.2 From nobody Sun Feb 8 08:27:54 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EF72BC77B75 for ; Wed, 17 May 2023 14:42:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231869AbjEQOl7 (ORCPT ); Wed, 17 May 2023 10:41:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35122 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231784AbjEQOlw (ORCPT ); Wed, 17 May 2023 10:41:52 -0400 Received: from mail-wr1-x433.google.com (mail-wr1-x433.google.com [IPv6:2a00:1450:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B6B81122; Wed, 17 May 2023 07:41:51 -0700 (PDT) Received: by mail-wr1-x433.google.com with SMTP id ffacd0b85a97d-30789a4c537so606757f8f.0; Wed, 17 May 2023 07:41:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1684334510; x=1686926510; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nCJ4yt4evevwqvOYmzH9xOUxgzk8GcorEVg3x278BIQ=; b=pRJRYyShxn3ZgMEpSTZbNU09nslhYx5L8qW1byZvEdn7iP2q4FrdhLMgCzGwJOvmrd kpS+pVQe2+s4j8/NIdYQM1bFa4roMpYDBO56rnwq+5TnJwLWugmXgyYHwcd5r/aU3fQ5 jb6AzkhdYNIWaun+T0bBhWXt50WsSFJTyfkp7Vv9GCVS59HQtaeSserwd73eMU7hnPKY 0UOnbzUjmH3/C6b1J57kD0mdlRKZU4xOPbsmJqhwGLKJcPmMMINSAfy52k4lasayHttu GIhcl7YTl3iL8Dz9CZZ9udufKMIlBgLho0CCnwgaSale/Uksk+yYH4vneDTYdX3jkaF+ S/FQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684334510; x=1686926510; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nCJ4yt4evevwqvOYmzH9xOUxgzk8GcorEVg3x278BIQ=; b=M9WJhLYQbhUWD/hPRE7DjkppHhnAQ1f9Y1aRu3qt/qMSoz/h/UtZ5QRcB4pcQNjWU5 Q8leYxOBfe/9dWBIIO3C1BloFeXJqVGwjUqlkdV2lurajn7Xlhv/Z3ByFDXgtkEz2EWs Abp0bcIC2VDZ28nahC0K0H/Wb8EyklXl7AEaDJ5ctIpACgbrWl1UgwNjUxR+q7kkZRur vwpxQ3pjM8sdp0FGoibKGy4JMAyF8F9KvZa834b/tHNXCMPxyQ9er6xA1xeINtOw6sYX 78wrWMTos8gO1XU1e674fRs1HFney0IGO2wji2r2kwMgOZ/HsrY2QJCgj+yqRIfeUjx1 j+6w== X-Gm-Message-State: AC+VfDyrlOPRnY5HCQ53Qk/AX3fdMbQak05/thV5uGzK36AqFJoStR3d X1fjCUhMERTb8htpv1GeIBpw5T90laU= X-Google-Smtp-Source: ACHHUZ5zH8zKlrHpcEOiGS6G5luIQ+5XbGHeuv2XopijC9xv2XwbHAsqPBL7FN72Dgnkkig0hwLuog== X-Received: by 2002:adf:e443:0:b0:306:2cf5:79d7 with SMTP id t3-20020adfe443000000b003062cf579d7mr997234wrm.17.1684334509892; Wed, 17 May 2023 07:41:49 -0700 (PDT) Received: from debby ([2a01:e0a:a6d:a8d0:7ff4:8f61:5574:9f95]) by smtp.gmail.com with ESMTPSA id o16-20020a5d6710000000b003079986fd71sm3015380wru.88.2023.05.17.07.41.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 May 2023 07:41:49 -0700 (PDT) From: Romain Perier To: Alessandro Zummo , Alexandre Belloni , Daniel Palmer , Romain Perier , Rob Herring Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/3] dt-bindings: rtc: Add Mstar SSD20xD RTC devicetree bindings documentation Date: Wed, 17 May 2023 16:41:43 +0200 Message-Id: <20230517144144.365631-3-romain.perier@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230517144144.365631-1-romain.perier@gmail.com> References: <20230517144144.365631-1-romain.perier@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" This adds the documentation for the devicetree bindings of the Mstar SSD20xD RTC driver. Signed-off-by: Romain Perier --- .../bindings/rtc/mstar,ssd20xd-rtc.yaml | 37 +++++++++++++++++++ 1 file changed, 37 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/mstar,ssd20xd-rtc= .yaml diff --git a/Documentation/devicetree/bindings/rtc/mstar,ssd20xd-rtc.yaml b= /Documentation/devicetree/bindings/rtc/mstar,ssd20xd-rtc.yaml new file mode 100644 index 000000000000..2acd86cce69f --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/mstar,ssd20xd-rtc.yaml @@ -0,0 +1,37 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/mstar,ssd20xd-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mstar SSD20xD RTC + +allOf: + - $ref: rtc.yaml# + +maintainers: + - Daniel Palmer + - Romain Perier + +properties: + compatible: + enum: + - mstar,ssd20xd-rtc + reg: + maxItems: 1 + + start-year: true + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + rtc@6800 { + compatible =3D "mstar,ssd20xd-rtc"; + reg =3D <0x6800 0x200>; + }; +... --=20 2.39.2 From nobody Sun Feb 8 08:27:54 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8B70CC77B7F for ; Wed, 17 May 2023 14:42:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232143AbjEQOmD (ORCPT ); Wed, 17 May 2023 10:42:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35152 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232101AbjEQOlx (ORCPT ); Wed, 17 May 2023 10:41:53 -0400 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EC5B81708; Wed, 17 May 2023 07:41:52 -0700 (PDT) Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-307664010fdso886677f8f.0; Wed, 17 May 2023 07:41:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1684334511; x=1686926511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tfHgDGDyInqauASTk1yIDYU1/aT9MoRYa/mD4C6dxf8=; b=OYIF8BeFGkjq2BS1FcZdV+wBNyytqwUtzfeIKOaPxK681tMhv6bfvVVDXaGTAtlVTm 5KOiHWXr2yj5LhkvEoZbPmCpsQX72ndoIjUla2KzWoGYhZ6YnPhlF6dT1WH3V1U5DVLO VcXTHA/x37aHGgE5E3mKNds2RnOU8NKTwf3zLzGSgcA5XH+HkcFPtnaPfSUjxD5sd/Qj iG3TAFqT4ghNB2pDcx2uKMoxulF+h6GdBuSEyUS9lLlKz4/VLvFJps7ngeC0ncVDn0yW ZZ/XcdKWwC+gZLh1tvothNckaNuRj9sLUlghHWobyRpED0wPleXlBpa20OjloQa7yJdg av9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684334511; x=1686926511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tfHgDGDyInqauASTk1yIDYU1/aT9MoRYa/mD4C6dxf8=; b=FcJbKz9C+vU+zmBYAfQH0WtFSH+itwihVl9zXHwr9Sxxz5ONRaJh1NCXlU6NU/UULE /QjuZrVVoIsVGWlixnkqOlUBTJTWi0AcZrI++zqQW/PBkl0eQqsaBVEFY+xYEoaG9F1q 6RVL2fwNyVfKDisJ1zB3tU+NDk3p+qdGKrGKr+8Nab67clA2Pv2bRNrUWoZpYbUF3Ggn pNZYQPv4JacmzIh360xLQDnXcUizE92c6fLNnlHVkDDRURlzuitLtYq6FHAYp6sknjcU l/kP3/XcMAIvwy+cmLS+AE2X2A89wmuJoN9oNSKgzEffKUs1RELr74gDiH8NdVrs04vt tEkA== X-Gm-Message-State: AC+VfDyxUhjEAouwxHGKr3WrTsrr9rEO5hNYKhSLAHVc+ksG8vxMxcxM tgrZznUn0KXQHZpN9OEq0IQ= X-Google-Smtp-Source: ACHHUZ6j9O9puGfxT2vkLL5TGO0mk7k61Y0n5SGQ/Ke/hMA4k7jfH5TmCv7X6tTEfEW4oxv77T1oKQ== X-Received: by 2002:adf:f108:0:b0:306:45ff:b527 with SMTP id r8-20020adff108000000b0030645ffb527mr881672wro.45.1684334510951; Wed, 17 May 2023 07:41:50 -0700 (PDT) Received: from debby ([2a01:e0a:a6d:a8d0:7ff4:8f61:5574:9f95]) by smtp.gmail.com with ESMTPSA id r4-20020a056000014400b002f103ca90cdsm2976974wrx.101.2023.05.17.07.41.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 May 2023 07:41:50 -0700 (PDT) From: Romain Perier To: Alessandro Zummo , Alexandre Belloni , Daniel Palmer , Romain Perier , Rob Herring Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/3] ARM: dts: mstar: Enable rtc for SSD20xD Date: Wed, 17 May 2023 16:41:44 +0200 Message-Id: <20230517144144.365631-4-romain.perier@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230517144144.365631-1-romain.perier@gmail.com> References: <20230517144144.365631-1-romain.perier@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" This adds the definition of the rtc device node. It enables RTC block for SSD20xD SoCs and newer. --- arch/arm/boot/dts/mstar-infinity2m.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/mstar-infinity2m.dtsi b/arch/arm/boot/dts/ms= tar-infinity2m.dtsi index 1b485efd7156..75f9173ca703 100644 --- a/arch/arm/boot/dts/mstar-infinity2m.dtsi +++ b/arch/arm/boot/dts/mstar-infinity2m.dtsi @@ -32,6 +32,11 @@ cpu1: cpu@1 { }; =20 &riu { + rtc@6800 { + compatible =3D "mstar,ssd20xd-rtc"; + reg =3D <0x6800 0x200>; + }; + smpctrl: smpctrl@204000 { reg =3D <0x204000 0x200>; status =3D "disabled"; --=20 2.39.2