From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 79AD9C7EE26 for ; Thu, 11 May 2023 13:24:06 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238326AbjEKNYF (ORCPT ); Thu, 11 May 2023 09:24:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40252 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238214AbjEKNXX (ORCPT ); Thu, 11 May 2023 09:23:23 -0400 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2071.outbound.protection.outlook.com [40.107.220.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4F499173B; Thu, 11 May 2023 06:21:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Bbj/5F8rZed22mCLHwqWkyZeDjjczvkwS82SqN8SyQwKvQAktIN/faE9SCi4iZOFtoofQclSoi+lOWoobp3tRVk173YFNbZ4iiRgKcjI6EVsQxCWo3vMyNIZQd9o0Bnp49A90GxoSxFKEQqBfqJE5ymWIpSaSvhirrDgIYce4r8aXObkR+yVp13Aon4jaCWcGZjUvLCiH5g4Fn1GnOFJcDxRVCq/a9gWK56FBRowustvtIMwePISB5VUEMaB4Qz+t9b6XVSgS1QoLUk1q2emLGPn6rAJDEWClg7jPLoUCAXg9VR0WFj1NEItoaTDmqupG+OAeGIEp/McpIxkFdZ/4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=R8a0SkoIDo6jEczOU5I35DlYbs4SJGSq9k4aQ5+tKx0=; b=FKXX/o5CoiQhQGwpmC0v6wDfs8OcZPaCVh25oED7AirmvntBzqCy7Wu3hyQ0SK7lCUryzu6n0gkfP8QkjW6phYCwj61i6ykzutjyL/GJ1RrxqIKpb4mVPktWB+wht5AzqeksL/pik+pRNTrrkCg3jSZcGs7GCXApxEtPBSqnGsQRbv7lHfQXSPq2mVQrqM1TJkIbpWoQxwWCmxinqt0bJCmYwKkwyKZS3mJ0x2Z/QfHrKn5FfXzR+0Obr3Ecris5KiOMiqxK1x6HVOxgLjNBwOgyLNFr4fqZ8QfpoRMDdKVDSAwRL4QaeOwDLQGVXmiJ8m/5fObdtiG/TwKKT6NzUw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R8a0SkoIDo6jEczOU5I35DlYbs4SJGSq9k4aQ5+tKx0=; b=oe47Si0gZSIBgJ3ogx87J2hfYVhJccXPEO/0iE/XhgLXvpOQ2mfhfkC8pDLg6s+vdlEwyzKacuF1EBGxi4bfgpv+utjqp40KursadoPak3cgk9RQwfwMVE/qyL5t3qrKzN6FtlxtCM7SwVcqAutD+gERaR/UZekiEVcncKJ4a6L4Ll5wWW5c4oGxJ3igijCAsSZcVyikmoCRJGZMcTBwblrvQo9lwWeYkJHWyHwDiBY2MXjIXs/GMdEKmZdDt4fhbt91NDoJVof1p3vSB4Wa5deBVc/tZHFOkjlh1iGG0yBnk1Zt6fUA84YbLHg93eziGDP4jfLBge83hOCpT9S/bg== Received: from DM6PR13CA0010.namprd13.prod.outlook.com (2603:10b6:5:bc::23) by DM4PR12MB5277.namprd12.prod.outlook.com (2603:10b6:5:390::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20; Thu, 11 May 2023 13:21:29 +0000 Received: from DM6NAM11FT059.eop-nam11.prod.protection.outlook.com (2603:10b6:5:bc:cafe::e1) by DM6PR13CA0010.outlook.office365.com (2603:10b6:5:bc::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6411.7 via Frontend Transport; Thu, 11 May 2023 13:21:29 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by DM6NAM11FT059.mail.protection.outlook.com (10.13.172.92) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:29 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:15 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:15 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:12 -0700 From: Peter De Schrijver To: Peter De Schrijver , Thierry Reding , Jonathan Hunter CC: Jassi Brar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Joe Perches , , , , , "Thierry Reding" Subject: [PATCH v4 1/6] dt-bindings: mailbox: tegra: Document Tegra264 HSP Date: Thu, 11 May 2023 16:20:44 +0300 Message-ID: <20230511132048.1122075-2-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT059:EE_|DM4PR12MB5277:EE_ X-MS-Office365-Filtering-Correlation-Id: b20d041e-59c0-4710-6e8e-08db5222a174 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: b6N3cjJLA5MD9GQVetRgDtep0JLLo62Sk1ccIn1PhYC7iK4mp41lRW4vOLxqEbfPFDIaWmg7TlXglaaNxZPc9a7wobNpL3FvFB6WQMYRkK45ogKqjcYv7iDqpqKBKcYtFCniCNfM9I4K0ZChzdkxcyRMMmX3lMfHXn8Ub/ycPQ+BQbzsjki1IQPN7rtnzgUTrlH2sApo73CEKSTnF+qSV5TW2kyLBGrvsdXH485DXie8Kw0EXghXb6tKKK8bjB2ikudp0vfWi+zWjPpWIkeD7O9IVXyW9BaUS/XiGz0CsBRinj5OPHiQv32MprBC/YheGE+celMRMjePPm9HNu8keyvRRxu4RLdYsF468mNq1PviwTppO3GbNAQfccKTOpYDv/uGcy16O9e4Z+Bwl91joDzmy78nWOawby5cyVJI7e9VpDN2bgB450X0IZjz6PYXFoLLcUsY+G+kDGp27BoXRfI3Lu4/Kb2mzkBbPpvVfj8D1WUsAaLDaxIXaMRDRwlDhrgZnfHmIzS+dR1eecMAoBitUYgyxPkUhrIGYYZD/XvFy/OMbGmmPTUqWk9M5WU3RE3XAQ/4y/6AoCCu1aSnoQGG+hw0WZ1DSwWOfsSt5/Z5t51a1hsGgLLdnK3rnbvtCiGl7/vRVulXuJl6s8tFbobkIZ05CsDM6nNtN5iEXYmbtng6or/ZPFGegCp8uMQuiUoColh1hPJBBW5KU5C4avxTr8GmbyJRI/8jVC31G6/p9XMYRLu4EsPQaBb+5Y9j X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(39860400002)(396003)(346002)(136003)(451199021)(40470700004)(46966006)(36840700001)(70206006)(82310400005)(6636002)(107886003)(8676002)(54906003)(70586007)(110136005)(8936002)(83380400001)(2616005)(4326008)(47076005)(316002)(336012)(426003)(41300700001)(7416002)(40460700003)(1076003)(186003)(40480700001)(478600001)(26005)(2906002)(86362001)(356005)(36756003)(7636003)(82740400003)(15650500001)(7696005)(6666004)(36860700001)(5660300002);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:21:29.2622 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b20d041e-59c0-4710-6e8e-08db5222a174 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT059.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5277 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the compatible string for the HSP block found on the Tegra264 SoC. The HSP block in Tegra264 is not register compatible with the one in Tegra194 or Tegra234 hence there is no fallback compatibility string. Acked-by: Krzysztof Kozlowski Acked-by: Thierry Reding Signed-off-by: Peter De Schrijver --- .../devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.= yaml b/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml index a3e87516d637..2d14fc948999 100644 --- a/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml +++ b/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml @@ -66,6 +66,7 @@ properties: oneOf: - const: nvidia,tegra186-hsp - const: nvidia,tegra194-hsp + - const: nvidia,tegra264-hsp - items: - const: nvidia,tegra234-hsp - const: nvidia,tegra194-hsp --=20 2.34.1 From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 16A16C77B7F for ; Thu, 11 May 2023 13:24:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238276AbjEKNYH (ORCPT ); Thu, 11 May 2023 09:24:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238219AbjEKNXY (ORCPT ); Thu, 11 May 2023 09:23:24 -0400 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2082.outbound.protection.outlook.com [40.107.243.82]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2635B3A96; Thu, 11 May 2023 06:21:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lKwMKg4k8iXMibFFp5Ic2l0lEHBTdiMKPXJokXwWsGZmAKXjDabF4tcsLm2qOX9KI0KP00OBtJbBMAs3BUHBaHZVKUpGCJyae2+vX8f5G7VNXrj69oql7XaLxfNFIepE8V9PIyd82ImaLdjGYWD55iz3wIs8WyESDMrZ/XS7g09I2lTCyP6R8InRIv/FcQgXW/sR9Ow61X9H0RAeVOb5IJifYehlWnDt+qiHNxxy/7048pm8N/im4ax4VRYlqNs3xNdExe6TEaBZoB43qNahj26kRKWQZghjejOE87+ARBYLuN7Y6INhMOVav90JI/q4IBMiYxsBY2E0FMHH51Fv4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xEN/aSOntME/JNvSbAySb4c+n1lbmBLiaBlMgbkl68Q=; b=G99HTl4Xtli3YRvZ/ydEnYIxz3F0YxcCVFO84gUVtfSrrZZBTZvxvt5S2NSdhLdhb44712wvOmrtBPAFjsApa+IP07J5nwAbCeGM3rgWXBYSUBSSVlPdm7OX9w9w4UwLN9gMjJByamDFwEPBtD7we5kVA6DlLW/jJc5b1K8jenUQt0E+egAs/bRdfz99QsEZ93Hk/W5xN6ofrQoaRZ9WC4yL7WC1Y5KEk/RLEDvh/i6eGWAAMeLg4OAlTGO+LiXjrFMVf+61bgQt3Snyg9bNn1ExvyXFoh+gF+9t0YWf3l8PqNxtCUQSNhatcq8BlTMxwI76ctAZ0bcIxWI0abpnNg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=xEN/aSOntME/JNvSbAySb4c+n1lbmBLiaBlMgbkl68Q=; b=BVXEMirJPlAN4UneVnYOIY6XGXbrL5dDpJ8C2WHjhLZwjyYTnoMWoIujlyyMkVAHbvkte1FkL6dOzqrUpvCDTw5SiXnp3WXkE9z4pVQHV1QHzNM3jX97ZiyTbbJ791s3RJDhvwYD+x+iWkZzNpQcxdVYo5ESfpJVV0lLX4Y/bgfW6OYSSCCS9ZJr49gQfjKbuk0Ork/28SFKq4j+OjynZCxY7eHvYdWHtlehiCljPI9uO1cXs+VoRfOl3p2UUn54c8krNApiQURSIRJTUtc2DLyFMxzVipEjilEYuQO7Vis0zMtTF/SeZHVdDebPr2rrov6RQY+1iFY/mMxmOfiMqA== Received: from SJ0PR13CA0023.namprd13.prod.outlook.com (2603:10b6:a03:2c0::28) by DS7PR12MB6120.namprd12.prod.outlook.com (2603:10b6:8:98::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.21; Thu, 11 May 2023 13:21:34 +0000 Received: from DM6NAM11FT062.eop-nam11.prod.protection.outlook.com (2603:10b6:a03:2c0:cafe::22) by SJ0PR13CA0023.outlook.office365.com (2603:10b6:a03:2c0::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Thu, 11 May 2023 13:21:34 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT062.mail.protection.outlook.com (10.13.173.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:34 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:23 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:22 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:20 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: Stefan Kristiansson , , , , , Thierry Reding Subject: [PATCH v4 2/6] mailbox: tegra: add support for Tegra264 Date: Thu, 11 May 2023 16:20:46 +0300 Message-ID: <20230511132048.1122075-3-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT062:EE_|DS7PR12MB6120:EE_ X-MS-Office365-Filtering-Correlation-Id: f1c75767-a588-4b01-dafa-08db5222a44e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wc4M9iZ9gMmmrlgecg1yAsmAlu2PgMBQ7YXVQ48W4do0vHn12sCkeP1vktcsFSu3h6XtnpxFHJJrgOEtRnXrRCykOkIZGj4M+LxQksJmubP0MUdo9/ezU/o4evnd31iT1RS5oJqWdpphmGYkZH0YJlkB2scK8bvEHlJ+6Fbjg18IwisVppeZ2q76NnOfd7+f/y7qrbxWR/FH/tBWWd1lEOIVrnDiYeyH7qFyIvQlNQyupGKWE/NjET/aA0ZszzegoFGzePi9ZV4bauGL18GlqIcD1Z/LtuR2xkNmbZAly7+j67wf0qg+KahdFUVG8AHFuMHfMmexkvcFoLhV+rQMv2foTWIaIb8DfWk7Rq6bq8y4jq8jMB7Z0BAdi3Wv50SJhgdRvfXiNZhgaJTSLtAFrpZ/6++qGV27PzGLfFxtXYhcrNyVGrsDVW+arxV8ZbfIZNbFmdu3KxKKra68RLpM83ZeM3cXaERM5G4VK2dPKDanogsZIRz9m5taXFj2AQCc3ifb+0MoKYa7vlGwwnhCY3QQQIVloaAPsi+0A+u+M/nC0NbbKE74HH78e7Oa+FnKxK9vCv4dprrstfjpQgo6TQS4aoyyopaKBuikkeFMYcDX5qDS6sEOM0w7BqCWcUcCHpMeTIWr3Re+J8vhPzg+wb/ft5tCGZbZ8aRfnF8J0Mb1uwVHQeZWcyBfoXExn96V1xI+Y66iDGxG9dAPANzIQt6Zu+DhUoRS7zelwFmP1n9JJ0qEoGn3JBZzceNn3Qbx X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(346002)(136003)(396003)(39860400002)(451199021)(46966006)(36840700001)(40470700004)(83380400001)(36860700001)(1076003)(26005)(41300700001)(5660300002)(2616005)(8676002)(8936002)(2906002)(47076005)(15650500001)(426003)(336012)(4326008)(82740400003)(70206006)(356005)(40460700003)(6636002)(7636003)(70586007)(316002)(36756003)(86362001)(6666004)(186003)(478600001)(40480700001)(110136005)(54906003)(107886003)(82310400005)(7696005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:21:34.0335 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f1c75767-a588-4b01-dafa-08db5222a44e X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT062.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB6120 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Stefan Kristiansson Tegra264 has a slightly different doorbell register layout than previous chips. Acked-by: Thierry Reding Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver --- drivers/mailbox/tegra-hsp.c | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) diff --git a/drivers/mailbox/tegra-hsp.c b/drivers/mailbox/tegra-hsp.c index 573481e436f5..7f98e7436d94 100644 --- a/drivers/mailbox/tegra-hsp.c +++ b/drivers/mailbox/tegra-hsp.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2016-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #include @@ -97,6 +97,7 @@ struct tegra_hsp_soc { const struct tegra_hsp_db_map *map; bool has_per_mb_ie; bool has_128_bit_mb; + unsigned int reg_stride; }; =20 struct tegra_hsp { @@ -279,7 +280,7 @@ tegra_hsp_doorbell_create(struct tegra_hsp *hsp, const = char *name, return ERR_PTR(-ENOMEM); =20 offset =3D (1 + (hsp->num_sm / 2) + hsp->num_ss + hsp->num_as) * SZ_64K; - offset +=3D index * 0x100; + offset +=3D index * hsp->soc->reg_stride; =20 db->channel.regs =3D hsp->regs + offset; db->channel.hsp =3D hsp; @@ -916,24 +917,35 @@ static const struct tegra_hsp_soc tegra186_hsp_soc = =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D false, .has_128_bit_mb =3D false, + .reg_stride =3D 0x100, }; =20 static const struct tegra_hsp_soc tegra194_hsp_soc =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D true, .has_128_bit_mb =3D false, + .reg_stride =3D 0x100, }; =20 static const struct tegra_hsp_soc tegra234_hsp_soc =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D false, .has_128_bit_mb =3D true, + .reg_stride =3D 0x100, +}; + +static const struct tegra_hsp_soc tegra264_hsp_soc =3D { + .map =3D tegra186_hsp_db_map, + .has_per_mb_ie =3D false, + .has_128_bit_mb =3D true, + .reg_stride =3D 0x1000, }; =20 static const struct of_device_id tegra_hsp_match[] =3D { { .compatible =3D "nvidia,tegra186-hsp", .data =3D &tegra186_hsp_soc }, { .compatible =3D "nvidia,tegra194-hsp", .data =3D &tegra194_hsp_soc }, { .compatible =3D "nvidia,tegra234-hsp", .data =3D &tegra234_hsp_soc }, + { .compatible =3D "nvidia,tegra264-hsp", .data =3D &tegra264_hsp_soc }, { } }; =20 --=20 2.34.1 From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BF1D2C77B7F for ; Thu, 11 May 2023 13:24:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238337AbjEKNYh (ORCPT ); Thu, 11 May 2023 09:24:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41128 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238185AbjEKNYA (ORCPT ); Thu, 11 May 2023 09:24:00 -0400 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2054.outbound.protection.outlook.com [40.107.220.54]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CC6B8106D2; Thu, 11 May 2023 06:22:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LdLqIMouhhdqGRkagjmeoyU+qJSpeUDvrWP0DNj3M3v18G0kZ7PnpIjm8wk4YVKGzs816BnGlHfdwK2+hUOXYykemNlz+1rfSpnqfWKoxwTkKlCvwWWLOea0il89dxRLMtHX6zMtoFECSEU7S5efm3lebQACmiUopaTDfQ2NDyHw4FqwBbShsBms28u/aFI7Z9fCcYUcu8TAEhqcHBhvY5VKLueEido9i2rsWK0kP+ixPl43iktVaaicZe9oshhF6hdb0fQrgXCtJzl3gWdGY1MTuEzTCa8q++7YsupglgwutHw6knn3pZSEJIvaayGn2a9DWrZt7Q9Dy0eTele20g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/rxdj6f8c95lYWwdmu4mId02ODxGpHnyGoMss7/dYDI=; b=h6hpg4+/2qw21VejIQy2ktA+np6dFYR6dIuRw3rXDYSqUIuJRHv6n9iezBwnYoIyLbWbJTBX0xEpGGLehI7IBRCOP66DnNkhdDbvhYClbKXmgKNrsAt2+AJfIzmZ5DlDwGsag3irIzZUXxwwHpFuGfP8T2+z/xzZJze+1TwV5EFj+CDQr8yNt8MxOHfFIX2XPI6WvJoCm1HeTQ8+pK01p5WrX3j/Wcb+32ipzTVcPw3iNqW5DjOxqBo8PPibNB/346SSRL6jcLTsdxvU02pQW2SZp3aH8D+KLUer3U42reReU+VSPIY7ycchRY2lSV8v677kE86qru4Zq/n58APBEg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/rxdj6f8c95lYWwdmu4mId02ODxGpHnyGoMss7/dYDI=; b=C5xQCHKYpmwZgyZPhS2wwtnoFI+ucLNivGEYhm33liTVzfmAPcFsENVTCG284tl7DBrNzxTZalpwABLV2ZLEq3KNKsrSnYv89YzqKfFbaNf4zjPAcj3v67CIAuVGiq61XWCXDbhEx8ST5dC9Ul869qwrEnnsXw9QEA+O75Mf+EQfC+QwH5rR2edTAD5SdrT61ldfqb4xwm3tQ2b8mAFsnlCcfJ5pyFDVqZJaH7QEx0vcpX7YlGWJ2QS5pavheLLBSZ8Gu9t8+BMcepLJB/Ckz7AdU2yXyrO5cnprzeaJNstt2MX7VLQPe445lJszPZAsLFbNDpyjP2FN1K70cibPQg== Received: from DS7PR03CA0008.namprd03.prod.outlook.com (2603:10b6:5:3b8::13) by PH7PR12MB7913.namprd12.prod.outlook.com (2603:10b6:510:27b::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22; Thu, 11 May 2023 13:21:47 +0000 Received: from DM6NAM11FT102.eop-nam11.prod.protection.outlook.com (2603:10b6:5:3b8:cafe::98) by DS7PR03CA0008.outlook.office365.com (2603:10b6:5:3b8::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by DM6NAM11FT102.mail.protection.outlook.com (10.13.173.172) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:46 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:34 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:34 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:32 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: Stefan Kristiansson , , , , , , , Subject: [PATCH v4 3/6] soc/tegra: fuse: Add support for Tegra264 Date: Thu, 11 May 2023 16:20:48 +0300 Message-ID: <20230511132048.1122075-4-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT102:EE_|PH7PR12MB7913:EE_ X-MS-Office365-Filtering-Correlation-Id: cd00da0b-ad43-4309-8e8b-08db5222abaf X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: akJni1JxLimMNEysEZfQXg/Y2M/Z97Zwx4VGIaVfrwsojPXTEE1r9hQ9YuN9vSzjH7IFC4RqHd2g3T/7zmFcEgh9w7+3btPBTBfCdlUy/3qFFkLb3pWwS06ayVCQeI+dN9T/eu0K+8PZjYVEpK75D9396/7M87hHSa3EmxO06O/z+Nx5KMDE4AIEUFIoDuD6TfThL+0uV7Nwk0469BN9KNvvp7vhAeIYirowSJWP5vvlFymAbT/GbREy3Lj1YyyIsppGc69BTN0FgumkAIuj0Jgsjz4pRzrcXdtTmWRrogDbG1XnIgGNbqN19upWw/4i07eYRBTxiPwq4s29Yb6KM7HSQXfaXniV8UFH5GBR4fshFLSho010/mHJFxKfu/jkFDzSs0TRv3iB/oYbbl+0VVOmr+93EKlKBuJwfotifQZ3tf4CjDgyhbe8ma4JEsHTDxjuDVW0+Yz4zh1Rom/8u44m5NITgr4JUGVGoQf8wiB4+DisZ4/LhGM0gEUS/MNMc0U0g19pl4xaJdTk9utN65WJfeA+lWClFIMP9Z19GOlPskJsxj5hFKXDKNsOhTBNv/RUYHM0O0SZ7pvAJpL6oWDRJnBDQdNM8KkS7LoiaqnfzQah7HsxTGM3Swz9/QQXZOD9MhPvLzUnbgAm26EWePFDehT1dc8q25sUiK9wehxh+YwyQhlYh/e7DLbz2M6euBM4SkrLoOCjaxqGjrI9qEBEUr5RSBQ8ECOr4YVkC3XS+1lB6COJNOzRalYU5/b7 X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(39860400002)(396003)(376002)(136003)(346002)(451199021)(46966006)(40470700004)(36840700001)(186003)(1076003)(26005)(41300700001)(6666004)(7696005)(83380400001)(47076005)(2616005)(36860700001)(426003)(336012)(478600001)(40460700003)(110136005)(54906003)(4326008)(6636002)(82740400003)(40480700001)(70586007)(70206006)(316002)(82310400005)(7636003)(356005)(5660300002)(8676002)(8936002)(86362001)(2906002)(36756003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:21:46.4425 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: cd00da0b-ad43-4309-8e8b-08db5222abaf X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT102.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB7913 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Stefan Kristiansson Add support for Tegra264 to the fuse handling code. Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver --- drivers/soc/tegra/fuse/tegra-apbmisc.c | 3 ++- include/soc/tegra/fuse.h | 3 ++- 2 files changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/soc/tegra/fuse/tegra-apbmisc.c b/drivers/soc/tegra/fus= e/tegra-apbmisc.c index 4591c5bcb690..eb0a1d924526 100644 --- a/drivers/soc/tegra/fuse/tegra-apbmisc.c +++ b/drivers/soc/tegra/fuse/tegra-apbmisc.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2014-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #include @@ -62,6 +62,7 @@ bool tegra_is_silicon(void) switch (tegra_get_chip_id()) { case TEGRA194: case TEGRA234: + case TEGRA264: if (tegra_get_platform() =3D=3D 0) return true; =20 diff --git a/include/soc/tegra/fuse.h b/include/soc/tegra/fuse.h index a63de5da8124..3a513be50243 100644 --- a/include/soc/tegra/fuse.h +++ b/include/soc/tegra/fuse.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0-only */ /* - * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2012-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #ifndef __SOC_TEGRA_FUSE_H__ @@ -17,6 +17,7 @@ #define TEGRA186 0x18 #define TEGRA194 0x19 #define TEGRA234 0x23 +#define TEGRA264 0x26 =20 #define TEGRA_FUSE_SKU_CALIB_0 0xf0 #define TEGRA30_FUSE_SATA_CALIB 0x124 --=20 2.34.1 From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5202AC77B7F for ; Thu, 11 May 2023 13:24:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238188AbjEKNYc (ORCPT ); Thu, 11 May 2023 09:24:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39796 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238315AbjEKNXx (ORCPT ); Thu, 11 May 2023 09:23:53 -0400 Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam02on2083.outbound.protection.outlook.com [40.107.212.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5A451D2CC; Thu, 11 May 2023 06:22:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=fzB0N0pi1D8Onwb+Xt3MbkNTk2njD2ZXY8WW59ANiu7f/uUeKVoz4NDeuy2rPndCsz5ruer3FoYTLCU4pMcPvPdITmo3VYxKdZfMG1Y4+jGyJlaE70xQfFgdJJtPwj6tZ0uuJkgph/WdrEsMjoRfwCHzhYDEzHqvRsRilJno8seyVpwtIm30VpN0+m2SFgYYc/zoe6jtDLm4aWBuNNxwao0ufwE+y3LCaHY73+Vw1yACJpDEM/+IlKaWRFo6caYpjVXWp/c1C3yrKtdQ+KHsGEpfvK/x1tz6EtNQX4bEUmq12HPskV0RGP9p9SZRWau1kpmVACmJvq015/wlfp3EZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=jT4tNgGNiGKAN5SdvvHFpjuTp7p7ipQ92tQPcWbkDbU=; b=cpe06yLvrhD52I9M1jd72YFcA6df/87ZdBGUTKccral/XzmMP4Hgu5EWHddnB4L9eNnTEQWxHywXU2G/y0G4+isZYkCmKdWOCMFBL8rCmixhdhq6djeWalShINznk/TbW8uCRksB83gjinpFkth9RUKWg7MdxMYKif15P5f8yu2PfDp0v+c3jPGVaFzpee8xhCY/ssblBOEU3J83aO+Z4FgI8W60o//0w++7diAMVq6LluWdtqr1thHAv0zKLC4UOtR20fcqGfwTfv2xCTS/OJIpsqLvKOvb92gSSnWjOnZdLE/XwYPRnFegEOeZOKFZuDlfTw05UHiMXfn5P1DLPA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jT4tNgGNiGKAN5SdvvHFpjuTp7p7ipQ92tQPcWbkDbU=; b=OrMWS4QC9VvUgtAbvH3KdElnhjRCtKadZ5nT93LMsIAToayjU5Htz6Kozb7GP+Jrvasc0+vBHkTzjJCKEpVDhPPGl09TplPBawjpo/hYGGIFs3DQLRrm+mizkkf7Eo4ZYFfkBagQ2QmONPDByYZdgkAeDJdPJPLoylRnFvtVaorOOxYG1V6eZYEdK/MQrrAnEjqPHK8rNQllsepPRnKI4KHRbx2duNc/J4ErPZBKQqmA3qP6wfsPzimFo3hki69rzmjP42ib8b/EEBwDdBmcv9YvK7JosFMcO7H7+Z0ov1DEvYOvYMMfticgLCpawbv4BisapNC3wyKCZICuq0T/kA== Received: from DM6PR03CA0014.namprd03.prod.outlook.com (2603:10b6:5:40::27) by MW3PR12MB4473.namprd12.prod.outlook.com (2603:10b6:303:56::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.21; Thu, 11 May 2023 13:21:56 +0000 Received: from DM6NAM11FT058.eop-nam11.prod.protection.outlook.com (2603:10b6:5:40:cafe::91) by DM6PR03CA0014.outlook.office365.com (2603:10b6:5:40::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT058.mail.protection.outlook.com (10.13.172.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:21:56 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:43 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:42 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:40 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: , , , , , , Subject: [PATCH v4 4/6] dt-bindings: Add support for DRAM MRQ GSCs Date: Thu, 11 May 2023 16:20:49 +0300 Message-ID: <20230511132048.1122075-5-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT058:EE_|MW3PR12MB4473:EE_ X-MS-Office365-Filtering-Correlation-Id: 3aab27a9-5eb5-4a26-0d5a-08db5222b1c6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: n2Nd3yjYapLeojixZTnaAcQhI1/cyt28hWQWCLlBOLTc0cdQ5Ljf/53j3k0DxgbgvsFtVHoajfjL8RYt5rhe3uqGnyCo5qkSduRINGPTq2gPk1AZ6kxz1GfP9uzUQLXUytW4iss4AvaAe4EojUUFcEawJbJtUn5XhiuTDbh1sdWW0E5GObOoBaR09axjJh3kY/xYdXoaoaiDuuu/+VhMVQXfXMopzey+6S2G2lVyk/EGqf3n1bPfQrox/9PxuZqBohcG5kmKF8BKLPXDE66lMDfmHDfY7FPoQ5sO/S+0mpI/t3Whz535twH8TJMp0bkFls+9k8KVRSM2/eqiGTJRWQAhroDdVXj5yqKSTstZXKvXJdLWRmlW5/YQs7b5CjfWZD6Xk6vR+InOzoTHx+ukNDHk6vw8P5z83W2qbY8c4u6bVmR+8ye4Hz5T565J7YmCPcmScDEiN6CJHuBJQpKwUX+JqZLQp6w6JPtMxi5YXJww47QEMo4lmAyBIZ/3RMvVK2+zX4ltEvqZgtphmQVri31SLe/a0wP1GEK2qdxr/g+7vdWGXTOpqGUJtwmKG2/c0q5BQ23kn+f5o01opsS+jU8Li8GiQZYWB3cuGMj68wtiLfKRLSNg2NAzkIqbbAKuqD6HBazXZBIKbKJ0xJ6bvm5nhzwoO17XXS1No9jXAwDBgh35rWF7gFEHuZNc3sdy6KTdKwPhH2IWxYy/ndtXT4jKF+v6cHlWz9veZTFcjxnyb5Q4x5ESHO0N+9iWzHcwwZVQW5lC+7CCeP0TrnI7j5c6VJScx1UVIb/qIFPiytj0cZWeFpbXIBqYK1u20q4H X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(346002)(136003)(39860400002)(396003)(451199021)(46966006)(40470700004)(36840700001)(6636002)(40460700003)(2906002)(426003)(2616005)(336012)(41300700001)(47076005)(107886003)(36860700001)(7696005)(70206006)(70586007)(966005)(478600001)(110136005)(26005)(54906003)(8676002)(8936002)(5660300002)(4326008)(316002)(1076003)(186003)(40480700001)(82740400003)(86362001)(82310400005)(356005)(36756003)(7636003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:21:56.6407 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3aab27a9-5eb5-4a26-0d5a-08db5222b1c6 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT058.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR12MB4473 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add bindings for DRAM MRQ GSC support. Co-developed-by: Stefan Kristiansson Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver Reviewed-by: Conor Dooley --- .../nvidia,tegra264-bpmp-shmem.yaml | 47 +++++++++++++++++++ 1 file changed, 47 insertions(+) create mode 100644 Documentation/devicetree/bindings/reserved-memory/nvidi= a,tegra264-bpmp-shmem.yaml diff --git a/Documentation/devicetree/bindings/reserved-memory/nvidia,tegra= 264-bpmp-shmem.yaml b/Documentation/devicetree/bindings/reserved-memory/nvi= dia,tegra264-bpmp-shmem.yaml new file mode 100644 index 000000000000..4087459c01db --- /dev/null +++ b/Documentation/devicetree/bindings/reserved-memory/nvidia,tegra264-bpm= p-shmem.yaml @@ -0,0 +1,47 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reserved-memory/nvidia,tegra264-bpmp-sh= mem.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Tegra CPU-NS - BPMP IPC reserved memory + +maintainers: + - Peter De Schrijver + +description: | + Define a memory region used for communication between CPU-NS and BPMP. + Typically this node is created by the bootloader as the physical address + has to be known to both CPU-NS and BPMP for correct IPC operation. + The memory region is defined using a child node under /reserved-memory. + The sub-node is named shmem@
. + +allOf: + - $ref: reserved-memory.yaml + +properties: + compatible: + const: nvidia,tegra264-bpmp-shmem + + reg: + description: The physical address and size of the shared SDRAM region + +unevaluatedProperties: false + +required: + - compatible + - reg + - no-map + +examples: + - | + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + dram_cpu_bpmp_mail: shmem@f1be0000 { + compatible =3D "nvidia,tegra264-bpmp-shmem"; + reg =3D <0x0 0xf1be0000 0x0 0x2000>; + no-map; + }; + }; +... --=20 2.34.1 From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0DD21C7EE22 for ; Thu, 11 May 2023 13:24:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238214AbjEKNYk (ORCPT ); Thu, 11 May 2023 09:24:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238319AbjEKNYC (ORCPT ); Thu, 11 May 2023 09:24:02 -0400 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2081.outbound.protection.outlook.com [40.107.92.81]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3062B106EC; Thu, 11 May 2023 06:22:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=I5DhZnY3XUchsB+cUYL6JKj79QL/XSQeFz+xqRGcfKVX95VldwLzaNMRv0VFOhpa2OU/3Rdcx81BbGoC5LAzF5s2lWEOmk4wUrp1luvvuJ9pj95XlcLpZeb3uX9yBo9W1DVyfyp7dbn/AU40vNKN11Rqz53G3GY4ANP2LpqwKHTLpCe8pNaatITkXbhlJFHyz67W9kHBoOS9Qyek/l+w2m0/P/dd3Gxngzu5jCGsm9epRLdw/aQ/H/haeQlRQ/B0fNaqrcN6dVJ/k8uwIRgqCWUZK81kLNwyXchIa7hxwiPgcbWh47Z9O/AyMkSQqp0Xgs3IaR1KDpkNp1OSuW1+mA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dLbpQVxDrVejfcTM/lgsnUfRWa0pYoPEX6QosRNCiXo=; b=MTsh8RDonbdjN1dvHG6TYlm/2HUrFt8tcxuMTMjEdJ4bL2c+/cq8RmoeP71TXYGZDp1YLa/+9UKUU1hcZNi2zRLi1PLC0LEo5ua8pwvr6WCxccbn0LCTgNOhMTx87o0bReRMrmNXu7GC/K+zca/PJJHnXqexFc+qP1Ub3xDHCMLQl39umOsXxM6hQLCujMF6qATs6MTiLEhxl0v8sVDw0vdmIpewsnp4CVnhjMFlUntacwKjMYqpslIIUpkM4YdQ5OondGnDK/Ga1cXIaB3Hu9oRGvYrXMI1dXstUjlfl6c5XWMEIyxwQzECv2TEvn8X2R3B2Zis72Tgxv3z23HnfQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dLbpQVxDrVejfcTM/lgsnUfRWa0pYoPEX6QosRNCiXo=; b=iMc4TttV4sDDTovTX2ZXbaX14dufSMZEKuXww/d9B+73Po2PrY6hkcZkbzULdeFv2W3oM637n42EO65UIsmEsJfNAIjY4ldagYCTztQmUCuvVEBqzpE6wfEwta5/FFXx50RyjbYBuKztZNUGOgfHBYc52jI7VL+MYS7ySLofKw8ThRTE8zdcAsf5LO33tTkE0y+JZWCmdXGZhRvgVF9DptjVybD2kM7UKM7NUDC6UEzD6kwtXa5YT1fwAAlCd8FsZt0zeXCvWW1visSYDLPISNjIpTNyH7bhGhW7v31IZCGcVbkct51PKwS/IYx6vkxBQdV4BaXhHYImHATQP68ahQ== Received: from DM6PR07CA0113.namprd07.prod.outlook.com (2603:10b6:5:330::16) by BL3PR12MB6548.namprd12.prod.outlook.com (2603:10b6:208:38f::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.33; Thu, 11 May 2023 13:22:06 +0000 Received: from DM6NAM11FT008.eop-nam11.prod.protection.outlook.com (2603:10b6:5:330:cafe::6e) by DM6PR07CA0113.outlook.office365.com (2603:10b6:5:330::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.21 via Frontend Transport; Thu, 11 May 2023 13:22:06 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by DM6NAM11FT008.mail.protection.outlook.com (10.13.172.85) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Thu, 11 May 2023 13:22:05 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:47 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:46 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:44 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: , , , , , , Subject: [PATCH v4 5/6] dt-bindings: Add support for tegra186-bpmp DRAM MRQ GSCs Date: Thu, 11 May 2023 16:20:50 +0300 Message-ID: <20230511132048.1122075-6-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT008:EE_|BL3PR12MB6548:EE_ X-MS-Office365-Filtering-Correlation-Id: 424d933b-8e5e-420a-1087-08db5222b750 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: TS7wAYtTOJjLqaYbPh749jzpHd3lY1JjQ9OauS5JZiX31wnjLxcKaSWPxrVoPAe1Q0tdLhnY+YCqmCYvPshh1xe4dgAuSlgIdXhk3rZTsrouIXukcHJn3gbC7ULkP5+OOwQ1hdiv5KnDSVb2nnI7ov1MVi+PCaqoBANIlKrlwGawNESKiys6r1zBzTBBKOvbS0w7kabgaJVH/wp8ZfcyeYaFzL+JnQ/oj6u9a/JqqWYbIerPHiKd0k64haivhzixCUIHIX0P8+JAR4aE2Gyn7msmP5atV9co3U+HEZkTgmlvXyrlkkvWM8rfv9oZGEgS1Paaojn56PxFUbOSRyYEAScD6aZKwRgDP2RAluFP13iA01nahWSRJq/tUbCtl6X39WcZkU08lwgRiNYngF7oVWgTyZlQvJZen/WAMACtuGc7xag4BFhx2D7mQDZCEWeJO+HssRhS5MyyBlUeOrSdHEqP1TvGz19g4CHDJ56cEzJh39CD0a399H9J3jylhmOJKbI/pWYXxndkc8tRyxQO7BHlPFrA6mcQ925L1gqb/BW/A21Rc8bWzFW1wWG5Bq3Z5nDo5thDT4MqeFRdEp9hnCiTcrLBa1sASRzmN5eMePTob+w35vPa+z10mj0GIa7T+uiBt54ZsEoVXKdJup+p38K1cNs/P1hb3F4E9H88rTS8hZR/U5eRo9np43E5TUKLLFmgJ9SQNrxyfNIUEPLcsg== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(136003)(346002)(39860400002)(376002)(396003)(451199021)(40470700004)(36840700001)(46966006)(5660300002)(40480700001)(54906003)(40460700003)(70206006)(6636002)(4326008)(2616005)(8676002)(107886003)(26005)(1076003)(8936002)(186003)(6666004)(41300700001)(82310400005)(2906002)(36756003)(7696005)(316002)(478600001)(70586007)(86362001)(7636003)(356005)(82740400003)(83380400001)(426003)(336012)(36860700001)(110136005)(47076005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:22:05.9494 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 424d933b-8e5e-420a-1087-08db5222b750 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT008.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR12MB6548 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add memory-region property to the tegra186-bpmp binding to support DRAM MRQ GSCs. Co-developed-by: Stefan Kristiansson Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver Reviewed-by: Conor Dooley --- .../firmware/nvidia,tegra186-bpmp.yaml | 37 +++++++++++++++++-- 1 file changed, 34 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpm= p.yaml b/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.ya= ml index 833c07f1685c..f3e02c9d090d 100644 --- a/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.yaml +++ b/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.yaml @@ -57,8 +57,11 @@ description: | "#address-cells" or "#size-cells" property. =20 The shared memory area for the IPC TX and RX between CPU and BPMP are - predefined and work on top of sysram, which is an SRAM inside the - chip. See ".../sram/sram.yaml" for the bindings. + predefined and work on top of either sysram, which is an SRAM inside the + chip, or in normal SDRAM. + See ".../sram/sram.yaml" for the bindings for the SRAM case. + See "../reserved-memory/nvidia,tegra264-bpmp-shmem.yaml" for bindings for + the SDRAM case. =20 properties: compatible: @@ -81,6 +84,11 @@ properties: minItems: 2 maxItems: 2 =20 + memory-region: + description: phandle to reserved memory region used for IPC between + CPU-NS and BPMP. + maxItems: 1 + "#clock-cells": const: 1 =20 @@ -115,10 +123,15 @@ properties: =20 additionalProperties: false =20 +oneOf: + - required: + - memory-region + - required: + - shmem + required: - compatible - mboxes - - shmem - "#clock-cells" - "#power-domain-cells" - "#reset-cells" @@ -184,3 +197,21 @@ examples: #thermal-sensor-cells =3D <1>; }; }; + + - | + #include + + bpmp { + compatible =3D "nvidia,tegra186-bpmp"; + interconnects =3D <&mc TEGRA186_MEMORY_CLIENT_BPMPR &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPW &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPDMAR &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPDMAW &emc>; + interconnect-names =3D "read", "write", "dma-mem", "dma-write"; + mboxes =3D <&hsp_top1 TEGRA_HSP_MBOX_TYPE_DB + TEGRA_HSP_DB_MASTER_BPMP>; + memory-region =3D <&dram_cpu_bpmp_mail>; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; --=20 2.34.1 From nobody Tue Feb 10 20:06:00 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 83DA7C77B7F for ; Thu, 11 May 2023 13:24:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238346AbjEKNYo (ORCPT ); Thu, 11 May 2023 09:24:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41570 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237730AbjEKNYE (ORCPT ); Thu, 11 May 2023 09:24:04 -0400 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2040.outbound.protection.outlook.com [40.107.236.40]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0810C106E9; Thu, 11 May 2023 06:22:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ROQxhfMUX2QuGIW8gfA+1A4O6OUD9QrPhUBDA20Y1SLfrwduz2YA8s9zJC3OJvpuqlK/RBvuSnUQRMq0QXLs1up7+1yXL8XOnaP1xca5vgg2JPnW55tfxqX9irH1nuJbCRJnme1lB2vIYGP9IU9yofITZrm2iNn7v9vQiaCqGVp0xZykNOW281yct/3TKYt5Qbd2Rp3OKcjpOeukTFTOQnQsP/lIlTLaypPBGsc+eFoWAw3bdNXyFWlopq5A0R+B6rLgGrNzCeFc9XeCUbbRheULPNMOysWCuJMNzpxDSQH1OHBfH671BJjvneHIGtSVXCtRHVd9PRJn6Uns49T3Mw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uyVTa1jWzql6wEoP6JxQCPR/nJU3bBPiVN1sBSEW2BY=; b=OWTqTxO9I+fsQv3StudsoiyTRISIWq1phSwSyDrXAyGVjEzKK9RdQpdkAbHuzaP04Hnl7ZL/GgrspZ3lx6EmLOJmQInpsdf5cbEbx89hHkZ3dnP8O1av4YcKEKnZg2G9rtdz7/WvhI/mWsnSB1GCdrNLXEbX7zREN9R5bDHRW7fxABBGWQU43XOUn2blCM3Dgsk05rjpOaJwXzVBtXI7hwpOTza53orFI1yRdb+EWaxv6LaEVcZ5dE34MF52oOKZgqEAcU4IQnX3gtsetTvzRIFfXaxWmUXGg+i7gJAj63SK0xxtNf5KqnGDSFortByS1Iup7p1czzJYOumxRBi3Jw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uyVTa1jWzql6wEoP6JxQCPR/nJU3bBPiVN1sBSEW2BY=; b=L4KW87dVlbTN7NnXjTSzCcs0/OVX1Xuyw8CQ2TkBfzLOJ6FYGdphGVc4IlIiK+YQAIpHYhXz6fgW0jFNl4BYodiSY2Hw8ju2M0KzsSWxjbUe6/fjDsAVMFL+/S8XMaIvzGO/gQsg0Kin9LiXJEszj7W+9VJrmoAg/aHVrtOt74jNp2l93DFY8wzNNxU1lajB1UILUBknMGdHJgqCtFUTRsXt70u948pLEk1GCyT9/tYb0MQ0uoiQ50RXqybiBdwyTBdyDRFTRIxL8gG674/Z4FNuAcqZ+2YWuIq8IFHVlO0vDh3DlQkfyc/i6Px2qolu7FTvmnkwfVvvdbXB6BYE1w== Received: from DM6PR03CA0035.namprd03.prod.outlook.com (2603:10b6:5:40::48) by PH7PR12MB8796.namprd12.prod.outlook.com (2603:10b6:510:272::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.18; Thu, 11 May 2023 13:22:03 +0000 Received: from DM6NAM11FT058.eop-nam11.prod.protection.outlook.com (2603:10b6:5:40:cafe::d3) by DM6PR03CA0035.outlook.office365.com (2603:10b6:5:40::48) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:22:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT058.mail.protection.outlook.com (10.13.172.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.22 via Frontend Transport; Thu, 11 May 2023 13:22:03 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Thu, 11 May 2023 06:21:51 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Thu, 11 May 2023 06:21:51 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Thu, 11 May 2023 06:21:48 -0700 From: Peter De Schrijver To: Peter De Schrijver , , , CC: , , , , , , Subject: [PATCH v4 6/6] firmware: tegra: bpmp: Add support for DRAM MRQ GSCs Date: Thu, 11 May 2023 16:20:51 +0300 Message-ID: <20230511132048.1122075-7-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230511132048.1122075-1-pdeschrijver@nvidia.com> References: <20230511132048.1122075-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT058:EE_|PH7PR12MB8796:EE_ X-MS-Office365-Filtering-Correlation-Id: 056f5e2e-1e79-4e74-5269-08db5222b5ed X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: A/j+vMRo6aBEJnlJ4ZBIsv8iPN6ykZVwYZN8UhKOh4jyUz1j5YO99WeLQg+n99B1hsiKb0OBSQF3x1ld98uGucZ9x0SmWII4IzCfbVOgU74SOB6w9hOfBra6MRzY1mBV0qhu/ZyzISqf5EJ6xUFk9ybnJpc+IRhjXQtyL+cLMGvYEeHH8wYupS+ZuCmv4Faa7rBF42Zsn3YQlXISjCb1pr20cRd/MdgnLTfnakIusCqPwUu5GwaPwbrffz+WOd8DfjoBX2OT3BSUUEU4HMTmTITgQlz7pSjqrj9IS8N7kgZqK1Nd2mrWQTJ8O4nEsyWEgDf9mKFftsBfq4wHO7+wCOTbBXCi5yXEXliGXJdnw+Z+0ayf8VEdzwfn8GD9md79mIxxluT3yjn1l1ZdT1cIAdplt+pOXXM/QuWrrddLirLyBiRWeznTkFuogzlKm+ije+KwmjhHv4D5zpb8AkH3TcLIYEkXE/D4WIYHFFJRzFzzqdi7d0CXqkJHtkcgwPw3W9cJcpnKbhyoUp4GStQObJtwIPaTG/vT/Pw7/+pZ+Qf/GWaHwVXkbvgSmhNks0mALW4MQZEJWNjEPFViyuFn1pq4DOcuipJFBlUrVRrVgzqHUeIPWTfJ8abN2EiG8TRONVDZ6H3YBW8Lr0bVP413e4MEAO3gNf3vRFmGHhyprWBxivAvzpugd8fpsT2jpb6Wh9A4y8iJqJCRJGw7y6+hvWPS20GDzAFZtJ2Czery4PqqF/U+lzSCPZykNDlsMvfd X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(39860400002)(376002)(136003)(346002)(396003)(451199021)(36840700001)(40470700004)(46966006)(5660300002)(54906003)(83380400001)(356005)(70586007)(316002)(7636003)(7696005)(47076005)(36756003)(186003)(6636002)(82740400003)(70206006)(4326008)(2906002)(426003)(41300700001)(6666004)(36860700001)(336012)(86362001)(110136005)(1076003)(26005)(82310400005)(40460700003)(2616005)(8676002)(8936002)(40480700001)(478600001);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 13:22:03.6245 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 056f5e2e-1e79-4e74-5269-08db5222b5ed X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT058.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB8796 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Implement support for DRAM MRQ GSCs. Signed-off-by: Peter De Schrijver --- drivers/firmware/tegra/bpmp-tegra186.c | 232 ++++++++++++++++++------- drivers/firmware/tegra/bpmp.c | 4 +- 2 files changed, 168 insertions(+), 68 deletions(-) diff --git a/drivers/firmware/tegra/bpmp-tegra186.c b/drivers/firmware/tegr= a/bpmp-tegra186.c index 2e26199041cd..74575c9f0014 100644 --- a/drivers/firmware/tegra/bpmp-tegra186.c +++ b/drivers/firmware/tegra/bpmp-tegra186.c @@ -4,7 +4,9 @@ */ =20 #include +#include #include +#include #include =20 #include @@ -13,12 +15,21 @@ =20 #include "bpmp-private.h" =20 +enum tegra_bpmp_mem_type { TEGRA_INVALID, TEGRA_SRAM, TEGRA_DRAM }; + struct tegra186_bpmp { struct tegra_bpmp *parent; =20 struct { - struct gen_pool *pool; - void __iomem *virt; + union { + struct { + void __iomem *virt; + struct gen_pool *pool; + } sram; + struct { + void *virt; + } dram; + }; dma_addr_t phys; } tx, rx; =20 @@ -26,6 +37,8 @@ struct tegra186_bpmp { struct mbox_client client; struct mbox_chan *channel; } mbox; + + enum tegra_bpmp_mem_type type; }; =20 static inline struct tegra_bpmp * @@ -118,8 +131,17 @@ static int tegra186_bpmp_channel_init(struct tegra_bpm= p_channel *channel, queue_size =3D tegra_ivc_total_queue_size(message_size); offset =3D queue_size * index; =20 - iosys_map_set_vaddr_iomem(&rx, priv->rx.virt + offset); - iosys_map_set_vaddr_iomem(&tx, priv->tx.virt + offset); + if (priv->type =3D=3D TEGRA_SRAM) { + iosys_map_set_vaddr_iomem(&rx, priv->rx.sram.virt + offset); + iosys_map_set_vaddr_iomem(&tx, priv->tx.sram.virt + offset); + } else if (priv->type =3D=3D TEGRA_DRAM) { + iosys_map_set_vaddr(&rx, priv->rx.dram.virt + offset); + iosys_map_set_vaddr(&tx, priv->tx.dram.virt + offset); + } else { + dev_err(bpmp->dev, "Inconsistent state %d of priv->type detected in %s\n= ", + priv->type, __func__); + return -EINVAL; + } =20 err =3D tegra_ivc_init(channel->ivc, NULL, &rx, priv->rx.phys + offset, &= tx, priv->tx.phys + offset, 1, message_size, tegra186_bpmp_ivc_notify, @@ -158,54 +180,135 @@ static void mbox_handle_rx(struct mbox_client *clien= t, void *data) tegra_bpmp_handle_rx(bpmp); } =20 -static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) +static void tegra186_bpmp_teardown_channels(struct tegra_bpmp *bpmp) { - struct tegra186_bpmp *priv; - unsigned int i; - int err; + size_t i; + struct tegra186_bpmp *priv =3D bpmp->priv; =20 - priv =3D devm_kzalloc(bpmp->dev, sizeof(*priv), GFP_KERNEL); - if (!priv) - return -ENOMEM; + for (i =3D 0; i < bpmp->threaded.count; i++) { + if (!bpmp->threaded_channels[i].bpmp) + continue; =20 - bpmp->priv =3D priv; - priv->parent =3D bpmp; + tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); + } + + tegra186_bpmp_channel_cleanup(bpmp->rx_channel); + tegra186_bpmp_channel_cleanup(bpmp->tx_channel); =20 - priv->tx.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 0); - if (!priv->tx.pool) { + if (priv->type =3D=3D TEGRA_SRAM) { + gen_pool_free(priv->tx.sram.pool, (unsigned long)priv->tx.sram.virt, 409= 6); + gen_pool_free(priv->rx.sram.pool, (unsigned long)priv->rx.sram.virt, 409= 6); + } else if (priv->type =3D=3D TEGRA_DRAM) { + memunmap(priv->tx.dram.virt); + } +} + +static int tegra186_bpmp_sram_init(struct tegra_bpmp *bpmp) +{ + int err; + struct tegra186_bpmp *priv =3D bpmp->priv; + + priv->tx.sram.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 0); + if (!priv->tx.sram.pool) { dev_err(bpmp->dev, "TX shmem pool not found\n"); return -EPROBE_DEFER; } =20 - priv->tx.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->tx.pool, 4096,= &priv->tx.phys); - if (!priv->tx.virt) { + priv->tx.sram.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->tx.sram.p= ool, 4096, + &priv->tx.phys); + if (!priv->tx.sram.virt) { dev_err(bpmp->dev, "failed to allocate from TX pool\n"); return -ENOMEM; } =20 - priv->rx.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 1); - if (!priv->rx.pool) { + priv->rx.sram.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 1); + if (!priv->rx.sram.pool) { dev_err(bpmp->dev, "RX shmem pool not found\n"); err =3D -EPROBE_DEFER; goto free_tx; } =20 - priv->rx.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->rx.pool, 4096,= &priv->rx.phys); - if (!priv->rx.virt) { + priv->rx.sram.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->rx.sram.p= ool, 4096, + &priv->rx.phys); + if (!priv->rx.sram.virt) { dev_err(bpmp->dev, "failed to allocate from RX pool\n"); err =3D -ENOMEM; goto free_tx; } =20 + priv->type =3D TEGRA_SRAM; + + return 0; + +free_tx: + gen_pool_free(priv->tx.sram.pool, (unsigned long)priv->tx.sram.virt, 4096= ); + + return err; +} + +static int tegra186_bpmp_dram_init(struct tegra_bpmp *bpmp) +{ + int err; + resource_size_t size; + struct resource res; + struct device_node *np; + struct tegra186_bpmp *priv =3D bpmp->priv; + + np =3D of_parse_phandle(bpmp->dev->of_node, "memory-region", 0); + if (!np) + return -ENOENT; + + err =3D of_address_to_resource(np, 0, &res); + if (err) { + dev_warn(bpmp->dev, "Parsing memory region returned: %d\n", err); + return -EINVAL; + } + + size =3D resource_size(&res); + if (size < SZ_8K) { + dev_warn(bpmp->dev, "DRAM region must be larger than 8 KiB\n"); + return -EINVAL; + } + + priv->tx.phys =3D res.start; + priv->rx.phys =3D res.start + SZ_4K; + + priv->tx.dram.virt =3D memremap(priv->tx.phys, size, MEMREMAP_WC); + if (priv->tx.dram.virt =3D=3D NULL) { + dev_warn(bpmp->dev, "DRAM region mapping failed\n"); + return -EINVAL; + } + priv->rx.dram.virt =3D priv->tx.dram.virt + SZ_4K; + priv->type =3D TEGRA_DRAM; + + return 0; +} + +static int tegra186_bpmp_setup_channels(struct tegra_bpmp *bpmp) +{ + int err; + size_t i; + struct tegra186_bpmp *priv =3D bpmp->priv; + + priv->type =3D TEGRA_INVALID; + + err =3D tegra186_bpmp_dram_init(bpmp); + if (err =3D=3D -ENOENT) + err =3D tegra186_bpmp_sram_init(bpmp); + if (err < 0) + return err; + err =3D tegra186_bpmp_channel_init(bpmp->tx_channel, bpmp, bpmp->soc->channels.cpu_tx.offset); if (err < 0) - goto free_rx; + return err; =20 err =3D tegra186_bpmp_channel_init(bpmp->rx_channel, bpmp, bpmp->soc->channels.cpu_rx.offset); - if (err < 0) - goto cleanup_tx_channel; + if (err < 0) { + tegra186_bpmp_channel_cleanup(bpmp->tx_channel); + return err; + } =20 for (i =3D 0; i < bpmp->threaded.count; i++) { unsigned int index =3D bpmp->soc->channels.thread.offset + i; @@ -213,9 +316,42 @@ static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) err =3D tegra186_bpmp_channel_init(&bpmp->threaded_channels[i], bpmp, index); if (err < 0) - goto cleanup_channels; + break; } =20 + if (err < 0) + tegra186_bpmp_teardown_channels(bpmp); + + return err; +} + +static void tegra186_bpmp_reset_channels(struct tegra_bpmp *bpmp) +{ + size_t i; + + tegra186_bpmp_channel_reset(bpmp->tx_channel); + tegra186_bpmp_channel_reset(bpmp->rx_channel); + + for (i =3D 0; i < bpmp->threaded.count; i++) + tegra186_bpmp_channel_reset(&bpmp->threaded_channels[i]); +} + +static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) +{ + int err; + struct tegra186_bpmp *priv; + + priv =3D devm_kzalloc(bpmp->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + bpmp->priv =3D priv; + priv->parent =3D bpmp; + + err =3D tegra186_bpmp_setup_channels(bpmp); + if (err < 0) + return err; + /* mbox registration */ priv->mbox.client.dev =3D bpmp->dev; priv->mbox.client.rx_callback =3D mbox_handle_rx; @@ -226,63 +362,27 @@ static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) if (IS_ERR(priv->mbox.channel)) { err =3D PTR_ERR(priv->mbox.channel); dev_err(bpmp->dev, "failed to get HSP mailbox: %d\n", err); - goto cleanup_channels; + tegra186_bpmp_teardown_channels(bpmp); + return err; } =20 - tegra186_bpmp_channel_reset(bpmp->tx_channel); - tegra186_bpmp_channel_reset(bpmp->rx_channel); - - for (i =3D 0; i < bpmp->threaded.count; i++) - tegra186_bpmp_channel_reset(&bpmp->threaded_channels[i]); + tegra186_bpmp_reset_channels(bpmp); =20 return 0; - -cleanup_channels: - for (i =3D 0; i < bpmp->threaded.count; i++) { - if (!bpmp->threaded_channels[i].bpmp) - continue; - - tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); - } - - tegra186_bpmp_channel_cleanup(bpmp->rx_channel); -cleanup_tx_channel: - tegra186_bpmp_channel_cleanup(bpmp->tx_channel); -free_rx: - gen_pool_free(priv->rx.pool, (unsigned long)priv->rx.virt, 4096); -free_tx: - gen_pool_free(priv->tx.pool, (unsigned long)priv->tx.virt, 4096); - - return err; } =20 static void tegra186_bpmp_deinit(struct tegra_bpmp *bpmp) { struct tegra186_bpmp *priv =3D bpmp->priv; - unsigned int i; =20 mbox_free_channel(priv->mbox.channel); =20 - for (i =3D 0; i < bpmp->threaded.count; i++) - tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); - - tegra186_bpmp_channel_cleanup(bpmp->rx_channel); - tegra186_bpmp_channel_cleanup(bpmp->tx_channel); - - gen_pool_free(priv->rx.pool, (unsigned long)priv->rx.virt, 4096); - gen_pool_free(priv->tx.pool, (unsigned long)priv->tx.virt, 4096); + tegra186_bpmp_teardown_channels(bpmp); } =20 static int tegra186_bpmp_resume(struct tegra_bpmp *bpmp) { - unsigned int i; - - /* reset message channels */ - tegra186_bpmp_channel_reset(bpmp->tx_channel); - tegra186_bpmp_channel_reset(bpmp->rx_channel); - - for (i =3D 0; i < bpmp->threaded.count; i++) - tegra186_bpmp_channel_reset(&bpmp->threaded_channels[i]); + tegra186_bpmp_reset_channels(bpmp); =20 return 0; } diff --git a/drivers/firmware/tegra/bpmp.c b/drivers/firmware/tegra/bpmp.c index 8b5e5daa9fae..17bd3590aaa2 100644 --- a/drivers/firmware/tegra/bpmp.c +++ b/drivers/firmware/tegra/bpmp.c @@ -735,6 +735,8 @@ static int tegra_bpmp_probe(struct platform_device *pde= v) if (!bpmp->threaded_channels) return -ENOMEM; =20 + platform_set_drvdata(pdev, bpmp); + err =3D bpmp->soc->ops->init(bpmp); if (err < 0) return err; @@ -758,8 +760,6 @@ static int tegra_bpmp_probe(struct platform_device *pde= v) =20 dev_info(&pdev->dev, "firmware: %.*s\n", (int)sizeof(tag), tag); =20 - platform_set_drvdata(pdev, bpmp); - err =3D of_platform_default_populate(pdev->dev.of_node, NULL, &pdev->dev); if (err < 0) goto free_mrq; --=20 2.34.1