From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0AEA9C7EE23 for ; Wed, 10 May 2023 11:35:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236802AbjEJLf0 (ORCPT ); Wed, 10 May 2023 07:35:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56072 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236568AbjEJLfX (ORCPT ); Wed, 10 May 2023 07:35:23 -0400 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2065.outbound.protection.outlook.com [40.107.237.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 22AF126BC; Wed, 10 May 2023 04:35:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FUs2XBSFtlJC+TgncE+14RuOmdQHR21OgnpSXcwRxgHEHt4DbsHIDdQ7553Iy2vE7Fla/TtmaglUU8GJsE7OXWcJDtpo1H/QRpwBiI8oUOBRyR2bcSLDvxFltwXRRtKx6vkKYIGlaUlmS337ZZeYbiXKkcVZiDLydJijp6JoltXZepGpalWRz7d5P8IRKHPSJR7BPuaUQtrTjXGDlaAWvH+2khg3GmKZmMK/Euav03/LRqVjzZYpkq3SsQHzvrCX4rPRgwcKdqiDUDs/p0k+VatnnTZlihkmrKnb2zhvgaOUEoVGe6fKJfsXTYnZvpWuXBi8b7nKEPwGRN1p50rA0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9QFbVU4iNqq8Fhl/n5IQ/osELI+lYBnhDbBsHekle3g=; b=avaRsS32PHpvdbJ6XKzkC9TsYAACOXxf7Znam8dfL+laOkZPZB/o9obVd0FAmPqLIKURuZtoQDDOf/75jpe6J9afeLcJhGmjZ8Xboc0CzZ9rXDpF1PWo/JtuCtaowQzTonKn4BDNuxDifguP0m5GymUZhMz/EEPB2to2TLsZk2nVP5vMT4X11qdqhth4szbUjWKPNIhf56Km4Fsbn1pSCtayNidhwKPEv8NeP+d2EwghIds/AwUk16rkdFlcTcJVTLtimioEfTRgR4kRo1yl1mb44oDJqKGXppiDhj4nEffEvbQytqqewn5ze6t2hUS05EXtA62JpiNOfu7L04T+IQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9QFbVU4iNqq8Fhl/n5IQ/osELI+lYBnhDbBsHekle3g=; b=hfnQTJvsO/+ZQ1J28Jh+EZSb8cXbeBvlm1jT/vsf9X75SFCuNLEfzV1LDzBA2d/pcWHPqwVlbou4VSi/ffa8YZZNIIR8i4otN1uPz9xr/ORcStBoGP1f6oT0S5lri6uRiMASa4CsTwAYCb6amJqKEXLvwcqcmC7DUSuoRz/ZD7nQ3jZeberpnc8S37rxiPr+Xlss/FIApQoj/bnAhy4gJtBV7ImY6dUl/GWcXE9faN9dOKsNOl7UP/yXa4FimKx5IlKe3G/qByrRLQx3P1fAfQ3/93fUkxCgf8EKgQwP+zVSc7BvuJFfvzABfcj2gwgO/5Qe5y7IPmUCtQs0V67WIQ== Received: from MW4PR03CA0196.namprd03.prod.outlook.com (2603:10b6:303:b8::21) by IA1PR12MB8556.namprd12.prod.outlook.com (2603:10b6:208:452::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.32; Wed, 10 May 2023 11:35:13 +0000 Received: from CO1NAM11FT072.eop-nam11.prod.protection.outlook.com (2603:10b6:303:b8:cafe::38) by MW4PR03CA0196.outlook.office365.com (2603:10b6:303:b8::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:35:12 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by CO1NAM11FT072.mail.protection.outlook.com (10.13.174.106) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.18 via Frontend Transport; Wed, 10 May 2023 11:35:12 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:35:00 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:34:59 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:34:57 -0700 From: Peter De Schrijver To: Peter De Schrijver , Thierry Reding , Jonathan Hunter CC: Jassi Brar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Joe Perches , , , Subject: [PATCH v2 1/6] dt-bindings: mailbox: tegra: Document Tegra264 HSP Date: Wed, 10 May 2023 14:31:26 +0300 Message-ID: <20230510113129.4167493-2-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT072:EE_|IA1PR12MB8556:EE_ X-MS-Office365-Filtering-Correlation-Id: c66a60d5-aba0-4861-509d-08db514a9e62 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 4DVYL9hOSyHh9BuJMF8AqVDwLAqqmmjOZ7CNfhUFtUMWQ/+TIW75qBBOKaTCH+vCebOGdo/Wi91AJIZwWZ8wLBMJ4YCxU5hr1ARN18pH+NvF6PfQQ01FX5PWvO/SJPrAm6HZs1XwYyF+tEW4Np0DUzS5dPPEsdn8KnKGXrBxISe9Cq61rRqS7gpUEkhGQtq761G4nwSOVZ7YyPVcT/q1iicuGLvsmHKGlzZFw0b6lTDgZckLAbcv51nmzdsjUqc9J9NxbL/0yB/FLVcLaldqqxehHiv1+/ldWUeGASM3ipPquDD/XBbb+fyYJxXla45+NrN7cj1bBNAPtyDrSGGPtcmEhyQyDgsyWPomaSqGed+D1aCEAkjdr+xjVeM/V5OFMu3Y1exoKqaXtyhiMzqM41QRAbB7F6CxS2uXSK7zzUMU2DKbYTnp9cJ/I/8cSfunn28T43/3XYnyBhEmWq/Jl0j5RQ8vswGdsdzXuDpuy4zbk8ZY4eQI9ph+FSMaguVI7tLJUU0Y6MUiQ6oFsZ5qBvA7iqEn9tOgdVwOZKK7E3Tl4Ub2irc0+DUflRPlMuweMurU2VG5/U3SqZgyM288JJSa+NLM/3RFwJc+Yp9u40xs8ZKhlp0uf9uzc8ZujH8aT1dZgj9dC6HLG5YJbXX8nT5hYFnnle4V1IYHex+qmf9MwDaQgsKBgPz3Xn7syMOAmkMHnAlgQPYhnz1hZXCrmg== X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(39860400002)(396003)(376002)(346002)(136003)(451199021)(46966006)(40470700004)(36840700001)(86362001)(36756003)(6666004)(316002)(54906003)(70586007)(7696005)(6636002)(478600001)(4326008)(110136005)(70206006)(40480700001)(82310400005)(426003)(15650500001)(5660300002)(8676002)(4744005)(47076005)(8936002)(41300700001)(2906002)(356005)(82740400003)(7636003)(186003)(1076003)(36860700001)(26005)(336012)(83380400001)(2616005)(40460700003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:35:12.8792 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c66a60d5-aba0-4861-509d-08db514a9e62 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT072.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB8556 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the compatible string for the HSP block found on the Tegra264 SoC. The HSP block in Tegra264 is not register compatible with the one in Tegra194 or Tegra234 hence there is no fallback compatibility string. Signed-off-by: Peter De Schrijver Acked-by: Thierry Reding --- .../devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.= yaml b/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml index a3e87516d637..2d14fc948999 100644 --- a/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml +++ b/Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml @@ -66,6 +66,7 @@ properties: oneOf: - const: nvidia,tegra186-hsp - const: nvidia,tegra194-hsp + - const: nvidia,tegra264-hsp - items: - const: nvidia,tegra234-hsp - const: nvidia,tegra194-hsp --=20 2.34.1 From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 84A64C77B7C for ; Wed, 10 May 2023 11:36:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236937AbjEJLf7 (ORCPT ); Wed, 10 May 2023 07:35:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56536 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236932AbjEJLfv (ORCPT ); Wed, 10 May 2023 07:35:51 -0400 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on20605.outbound.protection.outlook.com [IPv6:2a01:111:f400:7e88::605]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 11987269A; Wed, 10 May 2023 04:35:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jPrl42kBUGyY4qg/WFiuDtKq1/tRxfcAK//0Y2mr8ikoGc1u7Ea5k/mMj3TKtPlwBx+FRKbqYp2qhrkfHBfyHPf/bZPNVAn3m5l5O6lO5zz9VFGBf39KVp1QiKu1XXaeP5nkaejr56b1IOD4S4iFSqLcjfx/1d+El+7jtl7CMxFVogjLmaRoh28oIfOBhjSFj1PD9ohgBfaFY6/ehbHYLiuwShzzZGEdFaqO69QkvarqieyDbtxswI0TVM+eGRiVOR6JNMXwjCn+IySulVb8//q+8gSRYGfIqieojILgNO0KvCB9uTtZoqlq99pIv2gRUdRzu473dc7VEIwtjsQ2Dw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lc0dEJvQmuLzNvtqruBunVEc97MoE/kAnqMNyRaALhs=; b=eG2HeURG+aG/apsOCaxx1W3kSV1Jl+qnY9OUzR865fQaXbD337PmunQ2G0bXgy7xr6/Iu2lpaFupZbXgWRszEpQUNlQKO9EvZbUTm8tbcsATFUFYiM/bRtc4bAUAHo2FGejzfdNsqseILNkY62q6UmR3aTgqQsj6uFjKZnz9i+qvbwmyXqwVedn+jnPlZhWFFwIyt06EuoU2f0x7U7VsK1/GgTaR3vZO5UpwCfrQU88XM9g7r3b2e14WKbUbnIjpQhIHl2NpU2AlVz2htNiPeE1r2n9RHAqtUTZFcxivcQVMbU6PsBWaKV8tc36ulh7OrFqlWd99iagYX9NNMoQM0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lc0dEJvQmuLzNvtqruBunVEc97MoE/kAnqMNyRaALhs=; b=rug1a++qYoUbhkYfRDkZMVIYRigb/wMLERiF39YvMLSVPGW6UZ+lWRzQYxzjTNiPMH1LZ77v5IE4rlORPq6BwdOQTEWkB799ft9KqB/AZX6NIM+lFj7nFEaqOr9YyDLxqM+TUPdTn3zo23ILKLV+vszLXpKPqMzyqyjsQs14FDkirf48Dm/jNXm0yiI2I7n7SSzFgV40LEYr87TiSqL+gI9s/vBBPLG+sVB2gZs3yjce2gDvT1dqh8HTImiqR0iLosz6cXR6zBVwuPnFL/ZJmyBLSVERt/aFwjxFJOAqC2yIf2TUbs6UtFvzRoFQR2PMpNYK/iAVAyVA8cWsInXRMw== Received: from MW4PR04CA0139.namprd04.prod.outlook.com (2603:10b6:303:84::24) by SJ0PR12MB6805.namprd12.prod.outlook.com (2603:10b6:a03:44f::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.32; Wed, 10 May 2023 11:35:45 +0000 Received: from CO1NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:303:84:cafe::81) by MW4PR04CA0139.outlook.office365.com (2603:10b6:303:84::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:35:45 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by CO1NAM11FT054.mail.protection.outlook.com (10.13.174.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:35:45 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:35:39 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:35:39 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:35:37 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: Stefan Kristiansson , , , Subject: [PATCH v2 2/6] mailbox: tegra: add support for Tegra264 Date: Wed, 10 May 2023 14:31:28 +0300 Message-ID: <20230510113129.4167493-3-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT054:EE_|SJ0PR12MB6805:EE_ X-MS-Office365-Filtering-Correlation-Id: 22222af1-1f8f-475c-e684-08db514ab1f1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Rty/PBdhmrX1Xkg8J8pub7xScmdA86xNbwsjGl1mFMIEGIRU+qfF8fJxIKGUZmiqRJFC/7qDKnp2SFNcXKLkQ8HGjr7hcxyo91YkwqGL60OZroncLdZmaXtOvS12abo/2/DRSzHChHQk7bN0t88CpxPuSVqi+9ykxbIKpdNbI6keHy0sdgxRHeyjvZhzS7BtWx57aJEZ8PN8AnWQXSVuMiVDhPLca+z0ZaweXBpDlG3BI9g+f85hS1AZ3xk6K61oVBxW4ucADhMH0J+5GbBWhFekw6FFsU1Kb0XRAKRZdJU7OZpArSIyVc64EKQRiYhORZI2ZqollK+N8HkXpxwK1jXvaqjP18RQPOzAb9BbGu05c7/Bx0NxQkQ95Kxi+pnq5/Qg4yGa2EU2T3+2RyxwxX1Rvri/b5G8iHB69h5FDzz16bU6TOG0SBbhqWnp2lVAhds6f6g9U2thoCXrhriMGfnRz8KTJaYickahkoXHvXsSmkbOahQ03d1q/fOHMrhhx/GDRB5iT8Z1mQK8zTec2Qq7yxMlNrGkNBAnSyXdpPlkOYmknqasUKvHV0St2C7tFnraeceolFHS2KgPFcZcNMIntYs9RPT46ZMm82RyRnkACJHcwDWhepVrEhTKs/LTPUfn0nbXOC5vgMMIl8b72agpHDWeLynGvVNltCP5lCVddjCnGo5z3w1TvBIxJmiPG+dOvVzv1SR8QHE9R1xEGw== X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(39860400002)(376002)(396003)(136003)(346002)(451199021)(40470700004)(36840700001)(46966006)(26005)(1076003)(6636002)(4326008)(70586007)(70206006)(40460700003)(36860700001)(186003)(47076005)(83380400001)(86362001)(82740400003)(356005)(2616005)(40480700001)(426003)(7636003)(336012)(110136005)(54906003)(7696005)(36756003)(6666004)(478600001)(5660300002)(82310400005)(2906002)(41300700001)(15650500001)(316002)(8676002)(8936002);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:35:45.6969 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 22222af1-1f8f-475c-e684-08db514ab1f1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR12MB6805 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Stefan Kristiansson Tegra264 has a slightly different doorbell register layout than previous chips. Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver Acked-by: Thierry Reding --- drivers/mailbox/tegra-hsp.c | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) diff --git a/drivers/mailbox/tegra-hsp.c b/drivers/mailbox/tegra-hsp.c index 573481e436f5..7f98e7436d94 100644 --- a/drivers/mailbox/tegra-hsp.c +++ b/drivers/mailbox/tegra-hsp.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2016-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #include @@ -97,6 +97,7 @@ struct tegra_hsp_soc { const struct tegra_hsp_db_map *map; bool has_per_mb_ie; bool has_128_bit_mb; + unsigned int reg_stride; }; =20 struct tegra_hsp { @@ -279,7 +280,7 @@ tegra_hsp_doorbell_create(struct tegra_hsp *hsp, const = char *name, return ERR_PTR(-ENOMEM); =20 offset =3D (1 + (hsp->num_sm / 2) + hsp->num_ss + hsp->num_as) * SZ_64K; - offset +=3D index * 0x100; + offset +=3D index * hsp->soc->reg_stride; =20 db->channel.regs =3D hsp->regs + offset; db->channel.hsp =3D hsp; @@ -916,24 +917,35 @@ static const struct tegra_hsp_soc tegra186_hsp_soc = =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D false, .has_128_bit_mb =3D false, + .reg_stride =3D 0x100, }; =20 static const struct tegra_hsp_soc tegra194_hsp_soc =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D true, .has_128_bit_mb =3D false, + .reg_stride =3D 0x100, }; =20 static const struct tegra_hsp_soc tegra234_hsp_soc =3D { .map =3D tegra186_hsp_db_map, .has_per_mb_ie =3D false, .has_128_bit_mb =3D true, + .reg_stride =3D 0x100, +}; + +static const struct tegra_hsp_soc tegra264_hsp_soc =3D { + .map =3D tegra186_hsp_db_map, + .has_per_mb_ie =3D false, + .has_128_bit_mb =3D true, + .reg_stride =3D 0x1000, }; =20 static const struct of_device_id tegra_hsp_match[] =3D { { .compatible =3D "nvidia,tegra186-hsp", .data =3D &tegra186_hsp_soc }, { .compatible =3D "nvidia,tegra194-hsp", .data =3D &tegra194_hsp_soc }, { .compatible =3D "nvidia,tegra234-hsp", .data =3D &tegra234_hsp_soc }, + { .compatible =3D "nvidia,tegra264-hsp", .data =3D &tegra264_hsp_soc }, { } }; =20 --=20 2.34.1 From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 553A5C7EE22 for ; Wed, 10 May 2023 11:37:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236578AbjEJLhR (ORCPT ); Wed, 10 May 2023 07:37:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58260 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236697AbjEJLhK (ORCPT ); Wed, 10 May 2023 07:37:10 -0400 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2083.outbound.protection.outlook.com [40.107.92.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 244C576A1; Wed, 10 May 2023 04:37:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AQCdbEH+w2fhChNGTJ9IzeOj0w+hweTw3PG3Bz0WgSPicMTSgPJ2tQcfPuY7GxTI+0J+tJtmt9rgoFQ+x2B10/iYXjKNk2DppCv4mr8DmRcsHLVX8W9wMS4ilFZCLEN/WSDP4G39684b8+k2l2yrIAjYgLwIDiU2XdQs8DK73afwdauyVSvMH+Qg8Jhu8iKsqz2aFWlQdR3wu5WqNzUfRsWDYpPO8HmomKPlLUALMzyTI5GreIjK81Q656b7H6BFVjpaVwG35bnpXvgkEhOogVVIiO46dKUF2imqtraOQmjM5ZBEvWyzBD8z5vSysWfF3ogTO/M+UqaLI3bqkvu7TA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/rxdj6f8c95lYWwdmu4mId02ODxGpHnyGoMss7/dYDI=; b=R5cIAdEyy887VHrb04Yags9cLfsJ/inb38iBj4kg8shSG659e9ov0q/+OV0L9WbLY+wC5utVHbK4J9Px49VEHEg52ou4BfHK4XCZbWp5WXpBlXumy5EU+D8yYMfdPe+wl9HhGimjw+y3/FoNHEJgfEMIDmR1VEr2pqGm1wSoVcfaSm+nXaybO0Nnl+CS6vs6/ONozPH7bw9p6lg6h8gqD92964j7YXN4IrVPTgE/89rDS5ESZq9g9lnrMwmwnmk+85ekHLi8HCte4FMuhGZd4w6U4i587nb7hNGDRDSskkKJOLd8D92c2D13eKl+E1Eaz3TzFUyqJMjmlV8E9fzdbw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/rxdj6f8c95lYWwdmu4mId02ODxGpHnyGoMss7/dYDI=; b=QXp3iWLMzYPtpdEUc1n6bmhJ2IIuICmVlqdLxuo0698+eUR9yn4bvtjH9vAk9CELj9bgk1k2tewzW3HTZpgG3kLVNjU5q7TIbpoyuqFpkAkiR5BRfN5GEEJsUQatyNX11377bDePponGTjosVZTX/ySNlaoiBK66HamxDIzJ/cWSAcJth/jIPOsBwyluTs5Ucy5Bz3IZkdZje5BiTGKD75zx4vxgtOvjAjFwbk9z9D5VtOa9Z+xRGzMtYG7fgdCLLJlrgnvU4JZJC6nnTdT942n89OqJDi7voUC6n3hvVp1TYAMc1CuGjnpidEKmHZWrkJviDaMe7M5RPzP3G/ifOQ== Received: from BN0PR04CA0063.namprd04.prod.outlook.com (2603:10b6:408:ea::8) by PH7PR12MB9256.namprd12.prod.outlook.com (2603:10b6:510:2fe::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.18; Wed, 10 May 2023 11:37:01 +0000 Received: from BN8NAM11FT018.eop-nam11.prod.protection.outlook.com (2603:10b6:408:ea:cafe::ae) by BN0PR04CA0063.outlook.office365.com (2603:10b6:408:ea::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:37:01 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by BN8NAM11FT018.mail.protection.outlook.com (10.13.176.89) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.18 via Frontend Transport; Wed, 10 May 2023 11:37:00 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:36:50 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:36:49 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:36:47 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: Stefan Kristiansson , , , , , , Subject: [PATCH v2 3/6] soc: tegra: fuse: add support for Tegra264 Date: Wed, 10 May 2023 14:31:30 +0300 Message-ID: <20230510113129.4167493-4-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT018:EE_|PH7PR12MB9256:EE_ X-MS-Office365-Filtering-Correlation-Id: ac1b9e2e-f029-449c-bddc-08db514adec5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: mtZFpSxW4xXr5txoCsfbHAmkCyHhhOzdiz3nY0LVlVCTdCtwC1bHC4phDO9OmBkwgVeZYs6NafM2QrPk7jV28fdxiO8f3Mafv8q15uwVtxBc2vm/j9aM0JoZDhAI7QfeagoericHt4PTe+YN0tl+x6AhxOEgaUOdOgoehI5zFchaPsCiTR1k7tDh/P9pHfr80TYOzua0LNj1WKAFVYhudTnyBkjD99cVRXqTxY3Dn8rhzPsKP2UxbwnlxK0jQmrm0Nz3Xnxu+kctJte9VpvwmaNe1NeIJ9Rv9pziw14De6xhXAgTszq+7CBfaZUnRXyTFrOPz4sE5h2nxE5fQ1jKSuUy+Xx04spDEHV5PZ6dHJ7DSjgLFeM9wgCZtm79K8pXw2ThlDxRh4iNfviS2TjY/P48Q3k01KFilwbw09OXx6mt4iAYlcz6DMhd0Ywp6ah3w6GyrYeLftroEpKJDGneURcczgGoyuQWkk4k7vP5OvjA0g6h3b9Bm+3hygcD2J2fGJbZNT8z+2NCTjWA81zm5aXN4OtjD1VjPcLJF91I9JIwg0/qal402/55n5eNUqy/LzulieKUpfTA7B87IpHu+9y4t2D8kBREzz1UzpuQQM0t/vMEZlW+c0sgDifdVyJ0W2RugjQ9l3ch8/sVecZvAsjJ0hgznd09AeT6q7Bf+4oAxcTly5Im70t9vFIv2upQGzHKGmWv5umiHwhdYCcBYaY6szeJ5oznBn0TvmAnxNopWW1W1jh4MnBb0bKscHj1 X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(346002)(39860400002)(396003)(376002)(136003)(451199021)(40470700004)(46966006)(36840700001)(6666004)(2616005)(2906002)(478600001)(186003)(40460700003)(36756003)(7696005)(356005)(40480700001)(1076003)(41300700001)(26005)(316002)(82740400003)(7636003)(83380400001)(47076005)(110136005)(54906003)(4326008)(6636002)(70586007)(70206006)(86362001)(8676002)(336012)(426003)(36860700001)(82310400005)(8936002)(5660300002);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:37:00.8113 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ac1b9e2e-f029-449c-bddc-08db514adec5 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT018.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB9256 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Stefan Kristiansson Add support for Tegra264 to the fuse handling code. Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver --- drivers/soc/tegra/fuse/tegra-apbmisc.c | 3 ++- include/soc/tegra/fuse.h | 3 ++- 2 files changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/soc/tegra/fuse/tegra-apbmisc.c b/drivers/soc/tegra/fus= e/tegra-apbmisc.c index 4591c5bcb690..eb0a1d924526 100644 --- a/drivers/soc/tegra/fuse/tegra-apbmisc.c +++ b/drivers/soc/tegra/fuse/tegra-apbmisc.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2014-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #include @@ -62,6 +62,7 @@ bool tegra_is_silicon(void) switch (tegra_get_chip_id()) { case TEGRA194: case TEGRA234: + case TEGRA264: if (tegra_get_platform() =3D=3D 0) return true; =20 diff --git a/include/soc/tegra/fuse.h b/include/soc/tegra/fuse.h index a63de5da8124..3a513be50243 100644 --- a/include/soc/tegra/fuse.h +++ b/include/soc/tegra/fuse.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0-only */ /* - * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2012-2023, NVIDIA CORPORATION. All rights reserved. */ =20 #ifndef __SOC_TEGRA_FUSE_H__ @@ -17,6 +17,7 @@ #define TEGRA186 0x18 #define TEGRA194 0x19 #define TEGRA234 0x23 +#define TEGRA264 0x26 =20 #define TEGRA_FUSE_SKU_CALIB_0 0xf0 #define TEGRA30_FUSE_SATA_CALIB 0x124 --=20 2.34.1 From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6FA7DC77B7C for ; Wed, 10 May 2023 11:37:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236749AbjEJLhv (ORCPT ); Wed, 10 May 2023 07:37:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59134 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236791AbjEJLhr (ORCPT ); Wed, 10 May 2023 07:37:47 -0400 Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam02on2057.outbound.protection.outlook.com [40.107.212.57]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9095C3583; Wed, 10 May 2023 04:37:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nbs20ZJ0lPYHEIZS9KnE+OkaTRbTeKr6B82E1aREwqDwJ+fF69d+Ti9u48Va/PqZRARLiVp6j9jDFQ2CQfjut7uvu1veA/Zj5214/2uktgSPZNE2ltmB58TXpVQ5zy2BjuAHzydmaFO2/rKEnltrFEZUUsLAQl3chW2FVPoAtAu7k+0xN/BxbLdY6DS3neVfjq9Dv5Okjj9G212H1SnPXD0Ozj0D3DSGNeBmwIoQmQs5b5kMYKfELxJ89Zc4slNIZku6gufXReHutuHote9Dxp0RVmxa94qvCN4gK3k4CwMCDSVXaUkcypnjLS47Hk6bs6mOZmsQiKIyIHgDP1WemQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=7j7JV2ikphB2XzgK0c1NOzn0r6AA+wAlCoYDTgYUuSM=; b=bphr7qVOjahngZphfqi1FmOFgdqx1dPt7dlp/+QhzJrAuP4xg7moM27JSLNydstpqpuSOrjiZyAify6vu4AMR8a8nyvJlQcJsnopwMVjDmr17RC8laOi8Ufu9Z+Ve4a/ONte3pWBMbLIc8HT2MPItLKK68DgfH5/yrS41JQC/qYoM4ka6adTmPO1Fz/jyfKlNFHF+9qzhffGRCyechZbu0bXXjm1ac/T2H5MVfizbP74Xt6Udv8wAyfSx4tMW5FSrhaqB2YwOckP+rZ9LgtT4m0wC2+csASMKNNl5C6kwRSHhwtUlbCx284TI8mNW1kF0WtubxpOjvJK9dfHSWde5w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=7j7JV2ikphB2XzgK0c1NOzn0r6AA+wAlCoYDTgYUuSM=; b=aygB/K2kMxWhVeDKPHAZjYSz3bLrMtU2PialMRTrC9Rld827O4LFtkriGNFUL5dFoyyUzNX8SOvoE0MHA5Ngre/XpEk/89thv4MPajqgkqEJK7RPRzdt7Gx5JMTNOrw7hNEGnDxr4pvjbJACqgbke6ppgdJnmwHHlSbbR9qkPpCztzvtbf6i96I3IFTbFvy+GoU6QRI8sk/nMVPdkM0jyHZ0KbIT/xXMkaqW8vcbqtkWpGxg81vDZs/g1ikO72YbhiaNJ7sURO4SW4+nomRxyUOFTSqXYq3Qpj6KmT59Bd5kRnLbgVLjpSaeK/MXkamWToT1YVUL8HEHxRuxAz0yVg== Received: from BN6PR17CA0059.namprd17.prod.outlook.com (2603:10b6:405:75::48) by BN9PR12MB5260.namprd12.prod.outlook.com (2603:10b6:408:101::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.32; Wed, 10 May 2023 11:37:41 +0000 Received: from BL02EPF0000C406.namprd05.prod.outlook.com (2603:10b6:405:75:cafe::5f) by BN6PR17CA0059.outlook.office365.com (2603:10b6:405:75::48) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:37:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by BL02EPF0000C406.mail.protection.outlook.com (10.167.241.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:37:41 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:37:30 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:37:30 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:37:28 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: , , , , , , Subject: [PATCH v2 4/6] dt-bindings: Add bindings to support DRAM MRQ GSCs Date: Wed, 10 May 2023 14:31:32 +0300 Message-ID: <20230510113129.4167493-5-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF0000C406:EE_|BN9PR12MB5260:EE_ X-MS-Office365-Filtering-Correlation-Id: c40549c0-5623-4e0f-0d2b-08db514af709 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: m1BCCR1kNmqNFYvuR0v7qCsCdyuCEBjgHgWE0KCfnMhCMYRhYFZLICRqSqprHx3KI0n1HjxONnbRW7pORRoYQ1Po+PSeRJZaWaAOFW0g7CS905ka5vlLfOiO5XWOJPyLW32snGTt5WsFd3h7bQ1LK1PQrv+cKrmoy2UjtcPhQI9nyxc8eRXrdIdlYAVNIPkPsWA9IH8ywUZuUX9642rva89/orz5KXlDDnrHi5iVlaCXBlpSIK3n+JKj2/9JceoBn/aDCK3Evr4wvpf4BMjvDqxzfFS1bDvsPhACnNCaU2gdDmeva5jfnsv72T9BaWOBf3KvX0yDF5KEQr8gzkVFgHHPS9T84ZX8Sa1hbSbmKTfKpjc/NCSGU8HJU20RjXcAAFPzb/qJgSM+JNYg6LLIoJa/Nxi4h0kBXMaDWNuWtTp2Q/1xphfV5unJzS762FXK0TvU013cWxdcLFkUTbQT8zTBcWVEw/n/k5UeN84Y5z7opaytXFEQnf1wbmY6dpEgp18g/SBmSBCFH6+ZIM6uHaXEdDE34aVIqFyF/ZpUOzR8Y05tYxqVvRlOkhoGvr2Tja4zL9vPhBbSe+qW2CuBJl60pym0jtFZ9aaGitsKtaBaYaYQ7hZHD9Ka9gfKOFxt9KrgRe4tmMmhpiiDon/VuuOPz9rl8FSBXncgv4TQe9MzfAe8cIuw5ICUHQ0zdGJyrmp5va1hTfGESdGD8Xy1Cujb4T3jmAPrcW9hF1m83Wg09ZijwZQb4fPwa4oOpLHAcg/Oed8Wz3eb8S4KUd9SzkbkiSWHPUZL6ZHt3uh0l4U= X-Forefront-Antispam-Report: CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(39860400002)(396003)(376002)(346002)(136003)(451199021)(36840700001)(40470700004)(46966006)(36756003)(86362001)(966005)(4326008)(110136005)(54906003)(316002)(7696005)(70206006)(478600001)(6636002)(70586007)(82310400005)(40480700001)(5660300002)(8936002)(41300700001)(8676002)(356005)(7636003)(186003)(2906002)(82740400003)(26005)(36860700001)(107886003)(2616005)(1076003)(426003)(47076005)(336012)(6666004)(40460700003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:37:41.5021 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c40549c0-5623-4e0f-0d2b-08db514af709 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF0000C406.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5260 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add bindings for DRAM MRQ GSC support. Co-developed-by: Stefan Kristiansson Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver --- .../nvidia,tegra264-bpmp-shmem.yaml | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 Documentation/devicetree/bindings/reserved-memory/nvidi= a,tegra264-bpmp-shmem.yaml diff --git a/Documentation/devicetree/bindings/reserved-memory/nvidia,tegra= 264-bpmp-shmem.yaml b/Documentation/devicetree/bindings/reserved-memory/nvi= dia,tegra264-bpmp-shmem.yaml new file mode 100644 index 000000000000..1f9c2dfbf8c5 --- /dev/null +++ b/Documentation/devicetree/bindings/reserved-memory/nvidia,tegra264-bpm= p-shmem.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reserved-memory/nvidia,tegra264-bpmp-sh= mem.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Tegra CPU-NS - BPMP IPC reserved memory + +maintainers: + - Peter De Schrijver + +description: | + Define a memory region used for communication between CPU-NS and BPMP. + Typically this node is created by the bootloader as the physical address + has to be known to both CPU-NS and BPMP for correct IPC operation. + The memory region is defined using a child node under /reserved-memory. + The sub-node is named shmem@
. + +allOf: + - $ref: reserved-memory.yaml + +properties: + compatible: + const: nvidia,tegra264-bpmp-shmem + + reg: + description: The physical address and size of the shared SDRAM region + +unevaluatedProperties: false + +required: + - compatible + - reg + - no-map + +examples: + - | + reserved-memory { + dram_cpu_bpmp_mail: shmem@f1be0000 { + compatible =3D "nvidia,tegra264-bpmp-shmem"; + reg =3D <0x0 0xf1be0000 0x0 0x2000>; + no-map; + }; + }; +... --=20 2.34.1 From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 29C15C7EE23 for ; Wed, 10 May 2023 11:38:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235317AbjEJLiC (ORCPT ); Wed, 10 May 2023 07:38:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59392 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236870AbjEJLh5 (ORCPT ); Wed, 10 May 2023 07:37:57 -0400 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2066.outbound.protection.outlook.com [40.107.237.66]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9057A7D9E; Wed, 10 May 2023 04:37:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PgXlKBMqhAHltmK/nDo4Tg6Kh3RI+vDdWKkL8QOkaBjnbk0B4KiQEBf82WfvaJYP5UZSV4IEPF+l02jmI349CvIiqKoZefIaxV4BpP8zFFRrIxKgq7qRwy9u1Lf6nbDUhi62OiERkPy5acZW26V5aASC67GnV3Peh+NjhrntJcSohF+vHKBMlLoZZOD1/k30/V8XYBk4a6/moPPBWigZvZ7vq8hA067hi52kE0FH/lOXAhSdak0jP0R7x2kRHzceU0Zx+NcgHhDyJsfIBJoMsVWgZgkV+7VWDs/B8Ey7pk77vC9J8+JlzymqPg9nYTwmfuzJf9e8vKTI7ZIRaHX89w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dLbpQVxDrVejfcTM/lgsnUfRWa0pYoPEX6QosRNCiXo=; b=n76v/JW9RypYb2fmk6SNT6mmVgQk6dkre9ug+snHQfwVv4V9Hhm9nbsuFaDMZcX2dVOwLEgSyPF7d631+Bur7k5/qU6T8lD3NqNjOGJ9o36C3R+uG/GcOARqULZ8E/p5DLNJcmSq8/5RprjNiBOtlE0EIpQ2Lm9fzkcJ/X/hnrBtRrUnDI7/kDTUjKAF2TMyk925tDjQWWpn6611A6GAJ/B9D+yD2ChcVN763lVk+Ywvjop8dIYSF89KHHv4ZfZfozK5RB8/wJYLwdJvGdZYpN/Yedwqihms9zIyWhEyj0Pxw6u/1i8qTa3Ha7mJurLpOos0jiSqpV1fIgXpLWP+Sw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dLbpQVxDrVejfcTM/lgsnUfRWa0pYoPEX6QosRNCiXo=; b=DemyLuAXKD4TZtCbfAePxrhyaqlBfWiEZYQc/33nf5sNzbfuSEDJZpARKS3NEkmKCzwIeB02kYVhYL7PNVTLVHsmiL+W7+A6DrAuzj66staN/JRGmYazQf8UDrFWnjnHxGYt6oKqwvmzF/LvvkKBR+Bjv0gM2msXwnh5WSDPkpGTZEug6YCkCGYveFjph3klonFKsYWgjghBdjZE5WfKTcr0ASkVgm0y8I03XDwCzxexYCzX6vyjRDIiR2Hl02EGRKOUFRUBSauql2Z15EWbxygXKlBUaYtYARA3m/viCisWhelIFv8k4EB6H6xiNBZS2ZccI043IZg0tH4todIy2A== Received: from BN6PR17CA0055.namprd17.prod.outlook.com (2603:10b6:405:75::44) by MW4PR12MB7335.namprd12.prod.outlook.com (2603:10b6:303:22b::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.33; Wed, 10 May 2023 11:37:50 +0000 Received: from BL02EPF0000C406.namprd05.prod.outlook.com (2603:10b6:405:75:cafe::af) by BN6PR17CA0055.outlook.office365.com (2603:10b6:405:75::44) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:37:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by BL02EPF0000C406.mail.protection.outlook.com (10.167.241.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:37:50 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:37:41 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:37:40 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:37:38 -0700 From: Peter De Schrijver To: Peter De Schrijver , , CC: , , , , , , Subject: [PATCH v2 5/6] dt-bindings: memory-region property for tegra186-bpmp Date: Wed, 10 May 2023 14:31:34 +0300 Message-ID: <20230510113129.4167493-6-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF0000C406:EE_|MW4PR12MB7335:EE_ X-MS-Office365-Filtering-Correlation-Id: 82e355ad-7677-4682-adc4-08db514afc55 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: l2LNeSIRkSCZ6tElmX2OlbbPJ1grY9sRkn7aZ/YsfyE75KYJFU077tka78UfKegcvxehWfiX+QaIiBQOYkg7q2bvHTBM+qAKb78HnuBzcjODKXOkdELWyBscjZU99b17SDLHY8oIpKs+GUOItYdPS2H9IgohS6fNhWNcfp8NLRGqESo5uvTZnORS0pQSimm9r1N/ksL92DRJwOWENWz51XNLpDeVdZtyrkrOFXtFE6ni6geq4SvjH4teJkUMlOZ8G1uZ/VPA+fhK6RqTvXU1IlVWJbi+4Ps8Di9xp5v/+Y9bon7RdaBJGt1x9pvRtLwggO+c5FjM9Z8Y8VKgGdq7G+4w8nntTXZYb30QkeaaRm+UBtgIaxDNaa95I5H5t7+Fa32zwjEj+BjO1bd5m9AMc97h9ku/BaUCVTwXhVmQM8kvIcO8jf25Cs18TiP035viH5B2HBlYwPny9JsY4BVnIlqMsrLXfYjuurL4yNPVhGnAQlde3PkiSmZfRYPC3G9Ov95yXDGm7eDDgXXQsu1zM2clHj9h52ckxNohh2BOVLswNVDvV9ZGCMOmYu67XQmApsSODViclpPeSy9e7b3VCgYO3jbI9ynoJApDjHVAANcu249ahLVBb+qujC/uUqa/rX4C0ecxpi6Uq7xG8wnIjiNLS25xPmRRi0dIUY1CSAF4lywIHO/eiOARW4JE8NhtVT8uHRWLqCjTF0DhYl5R7A== X-Forefront-Antispam-Report: CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(396003)(39860400002)(346002)(136003)(376002)(451199021)(46966006)(40470700004)(36840700001)(110136005)(4326008)(70206006)(82740400003)(6636002)(356005)(70586007)(316002)(7636003)(40480700001)(107886003)(336012)(8936002)(426003)(82310400005)(8676002)(47076005)(54906003)(83380400001)(26005)(1076003)(86362001)(41300700001)(5660300002)(36860700001)(478600001)(36756003)(2616005)(6666004)(2906002)(40460700003)(186003)(7696005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:37:50.4085 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 82e355ad-7677-4682-adc4-08db514afc55 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF0000C406.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR12MB7335 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add memory-region property to the tegra186-bpmp binding to support DRAM MRQ GSCs. Co-developed-by: Stefan Kristiansson Signed-off-by: Stefan Kristiansson Signed-off-by: Peter De Schrijver --- .../firmware/nvidia,tegra186-bpmp.yaml | 37 +++++++++++++++++-- 1 file changed, 34 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpm= p.yaml b/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.ya= ml index 833c07f1685c..f3e02c9d090d 100644 --- a/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.yaml +++ b/Documentation/devicetree/bindings/firmware/nvidia,tegra186-bpmp.yaml @@ -57,8 +57,11 @@ description: | "#address-cells" or "#size-cells" property. =20 The shared memory area for the IPC TX and RX between CPU and BPMP are - predefined and work on top of sysram, which is an SRAM inside the - chip. See ".../sram/sram.yaml" for the bindings. + predefined and work on top of either sysram, which is an SRAM inside the + chip, or in normal SDRAM. + See ".../sram/sram.yaml" for the bindings for the SRAM case. + See "../reserved-memory/nvidia,tegra264-bpmp-shmem.yaml" for bindings for + the SDRAM case. =20 properties: compatible: @@ -81,6 +84,11 @@ properties: minItems: 2 maxItems: 2 =20 + memory-region: + description: phandle to reserved memory region used for IPC between + CPU-NS and BPMP. + maxItems: 1 + "#clock-cells": const: 1 =20 @@ -115,10 +123,15 @@ properties: =20 additionalProperties: false =20 +oneOf: + - required: + - memory-region + - required: + - shmem + required: - compatible - mboxes - - shmem - "#clock-cells" - "#power-domain-cells" - "#reset-cells" @@ -184,3 +197,21 @@ examples: #thermal-sensor-cells =3D <1>; }; }; + + - | + #include + + bpmp { + compatible =3D "nvidia,tegra186-bpmp"; + interconnects =3D <&mc TEGRA186_MEMORY_CLIENT_BPMPR &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPW &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPDMAR &emc>, + <&mc TEGRA186_MEMORY_CLIENT_BPMPDMAW &emc>; + interconnect-names =3D "read", "write", "dma-mem", "dma-write"; + mboxes =3D <&hsp_top1 TEGRA_HSP_MBOX_TYPE_DB + TEGRA_HSP_DB_MASTER_BPMP>; + memory-region =3D <&dram_cpu_bpmp_mail>; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; --=20 2.34.1 From nobody Wed Feb 11 07:50:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8BD13C77B7D for ; Wed, 10 May 2023 11:38:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236954AbjEJLin (ORCPT ); Wed, 10 May 2023 07:38:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60168 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236658AbjEJLik (ORCPT ); Wed, 10 May 2023 07:38:40 -0400 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2074.outbound.protection.outlook.com [40.107.244.74]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2269CAC; Wed, 10 May 2023 04:38:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UznhiHq1srf4Qt5XxRtMxxDmSJ9g1UMsbXwaFySFyUL7UUlszln+w/XyT6acvj50dAfD0nkpurGUt+MMEzzzLLBF8HN7bp4yO+a/rNEFvbn4OEwR9NyistXRpqSUcqzwd/wFC0PpvXI36K3VWpWVCBmE/hxtvez/R1hVTP/Cz/+XO7KIn3QGRG7LnZAQeZMDec3AS9v1jQ9y8WHczT1UYQChPgldhZ4uoCKeWQqlLhaFNKLkoL5FRqtTK2bnp875bqBewvlBZmFCrfc1MrrO1unbk9VZuTb/bw7naonhcQV3KPMATdmPPDb+Lj+pfxHiIydQyQ3xxwXOhaMT3Hc90g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=U+73DcCdZq2YYANSw7VdQ3E5WMxCn86IbJbCBCC3AI4=; b=IUf2z3MWiFJCH9QM2WEC671CiVnC9AmQjpadQWSEkldTZnzNIh2uAMgEnQBH0cAKEW+5iCYaB3WUp7oIKkP6HEPT65hSQLR45rly/c0fn1Ki9oxxJ5IxVucI1JTlHZiu6H5eZYF6sVihuhUQCgxYduYpfe8XmqOh0q05305fa/4Kejqfstny01pCjKKiMTy/j330hUj9d5ISElGJ2P8ZT8PvajzKZr+YWc5kwrirKV0BA330dmgAT6hrARZldwo7vZV3P8n8LXdJIw1GSO1YNVCoUuuTCAyR/3/z+2pC69fm4ejsFh10ny3S9sfrOHKcJ0tdeIBCykT8Fl6YtI/OCQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=U+73DcCdZq2YYANSw7VdQ3E5WMxCn86IbJbCBCC3AI4=; b=JVAziJb1RcWdgVM7Y8vFyqCfC6ERizDXVzPgk+XHLDJob5StTveyGeazXwXoA//KxkI8xLhe/tiyp6PwHPNshIHdypyW2tOnzsYx+N+YXLq7CpIEzUX+WBCkhWjzGEiVvtMfq48wjWfxgDtVZVuvmer1wlvVF2JgpYZV7/q2R9El5d7R1MXT6aboL5KXTw4a4bEp+jigfUtLvnAlzJbFP7Yf7FUBh/5g0Pk81BQcS4mg+3mWMbWExEWVKpkxvju3tkOzWQoMEkd/36PAB2VbXN9MZ85UdMvEfyisOVNXzWoBthfrLpOlyXQ7oZ8Nh8nbau2iBfEm8TXO4n+C81hiNA== Received: from BN9PR03CA0917.namprd03.prod.outlook.com (2603:10b6:408:107::22) by SJ2PR12MB8159.namprd12.prod.outlook.com (2603:10b6:a03:4f9::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.29; Wed, 10 May 2023 11:38:23 +0000 Received: from BN8NAM11FT017.eop-nam11.prod.protection.outlook.com (2603:10b6:408:107:cafe::aa) by BN9PR03CA0917.outlook.office365.com (2603:10b6:408:107::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 11:38:22 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by BN8NAM11FT017.mail.protection.outlook.com (10.13.177.93) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.18 via Frontend Transport; Wed, 10 May 2023 11:38:22 +0000 Received: from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Wed, 10 May 2023 04:38:08 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Wed, 10 May 2023 04:38:08 -0700 Received: from 44189d9-lcedt.nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.986.37 via Frontend Transport; Wed, 10 May 2023 04:38:05 -0700 From: Peter De Schrijver To: Peter De Schrijver , , , CC: , , , , , Subject: [PATCH v2 6/6] firmware: tegra: bpmp: Add support for DRAM MRQ GSCs Date: Wed, 10 May 2023 14:31:36 +0300 Message-ID: <20230510113129.4167493-7-pdeschrijver@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510113129.4167493-1-pdeschrijver@nvidia.com> References: <20230510113129.4167493-1-pdeschrijver@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT017:EE_|SJ2PR12MB8159:EE_ X-MS-Office365-Filtering-Correlation-Id: 1c07478e-1fee-4d70-1854-08db514b0f9b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: mF9FBREuGlQiICNv4qZo/KVasuSpksZFU5Pup4uX57OdCzSehJ9neXzd2uMM/Ms4atVr283Go29heQ46FwmzTxzGIJRpUaQEDAHeDejy1bP//mLKA5UvM7b24v2FhuKJfOfNcQMxMDSMqXw1SSmPaktKY5MehnJsZcSFEiMRJ+TKsDBCZj/fClK3elQiQb6QzhfSYzrl/vHIjMaIb7gMrKwcyxjAvzbnSOprN+6lIdg9zUXUgm20Zln56/7XXJxoNzE83yJd8cP10MXHimVBCwqSDMGJGvopvtjymXURkyeh47SgQSWRxON7QlsoJfPGOTWDAj7qjV4DTd1bUTP4cRBGfwWGGn0E/hG4OWxYcziWKGTMTWtpeSmQjr/CcD/zE84pNEMH1XtcK2M1SR/feO0ooCdDsh+fQWav9Yobr3Jas/AzEehJ3a1OKsQteXa65+/Jz2xx/cKZ02RK9lApZMa28usRDagywNOJOGVlLYY18COovFqqJ/jCmvOn//Pli3+cZ1RzoV4uDkQfE/7+l4gdik3PvgXyVo4XEhO1/zT/YTBCbPSVnPKd/GYYsdIP6DTDsKil6fr1T2FutzOqTGLrktbTD8nDMiRgza38z4w26AgvsVbb87eTG/Ybk7ebQtPZq232oA96aMcZestvxZt4/+DLXVZppNPEWlEmyoX/sd+z4y2yJpCS3whCQV7rR3v72u0f1BE9aK62wZpVBQ== X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230028)(4636009)(136003)(396003)(376002)(346002)(39860400002)(451199021)(46966006)(36840700001)(40470700004)(83380400001)(82310400005)(6666004)(36756003)(336012)(426003)(47076005)(36860700001)(86362001)(40480700001)(7636003)(82740400003)(186003)(356005)(26005)(2616005)(40460700003)(107886003)(1076003)(7696005)(70206006)(110136005)(8936002)(2906002)(70586007)(54906003)(4326008)(41300700001)(6636002)(316002)(5660300002)(8676002)(478600001);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 11:38:22.7401 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1c07478e-1fee-4d70-1854-08db514b0f9b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT017.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB8159 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Implement support for DRAM MRQ GSCs. Signed-off-by: Peter De Schrijver --- drivers/firmware/tegra/bpmp-tegra186.c | 214 +++++++++++++++++-------- drivers/firmware/tegra/bpmp.c | 4 +- 2 files changed, 153 insertions(+), 65 deletions(-) diff --git a/drivers/firmware/tegra/bpmp-tegra186.c b/drivers/firmware/tegr= a/bpmp-tegra186.c index 2e26199041cd..43e2563575fc 100644 --- a/drivers/firmware/tegra/bpmp-tegra186.c +++ b/drivers/firmware/tegra/bpmp-tegra186.c @@ -4,8 +4,11 @@ */ =20 #include +#include #include +#include #include +#include =20 #include #include @@ -13,12 +16,13 @@ =20 #include "bpmp-private.h" =20 +enum tegra_bpmp_mem_type { TEGRA_INVALID, TEGRA_SRAM, TEGRA_RMEM }; + struct tegra186_bpmp { struct tegra_bpmp *parent; =20 struct { - struct gen_pool *pool; - void __iomem *virt; + void *virt; dma_addr_t phys; } tx, rx; =20 @@ -26,6 +30,12 @@ struct tegra186_bpmp { struct mbox_client client; struct mbox_chan *channel; } mbox; + + struct { + struct gen_pool *tx, *rx; + } sram; + + enum tegra_bpmp_mem_type type; }; =20 static inline struct tegra_bpmp * @@ -118,8 +128,8 @@ static int tegra186_bpmp_channel_init(struct tegra_bpmp= _channel *channel, queue_size =3D tegra_ivc_total_queue_size(message_size); offset =3D queue_size * index; =20 - iosys_map_set_vaddr_iomem(&rx, priv->rx.virt + offset); - iosys_map_set_vaddr_iomem(&tx, priv->tx.virt + offset); + iosys_map_set_vaddr_iomem(&rx, (void __iomem *)priv->rx.virt + offset); + iosys_map_set_vaddr_iomem(&tx, (void __iomem *)priv->tx.virt + offset); =20 err =3D tegra_ivc_init(channel->ivc, NULL, &rx, priv->rx.phys + offset, &= tx, priv->tx.phys + offset, 1, message_size, tegra186_bpmp_ivc_notify, @@ -158,64 +168,171 @@ static void mbox_handle_rx(struct mbox_client *clien= t, void *data) tegra_bpmp_handle_rx(bpmp); } =20 -static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) +static void tegra186_bpmp_channel_deinit(struct tegra_bpmp *bpmp) +{ + int i; + struct tegra186_bpmp *priv =3D bpmp->priv; + + for (i =3D 0; i < bpmp->threaded.count; i++) { + if (!bpmp->threaded_channels[i].bpmp) + continue; + + tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); + } + + tegra186_bpmp_channel_cleanup(bpmp->rx_channel); + tegra186_bpmp_channel_cleanup(bpmp->tx_channel); + + if (priv->type =3D=3D TEGRA_SRAM) { + gen_pool_free(priv->sram.tx, (unsigned long)priv->tx.virt, 4096); + gen_pool_free(priv->sram.rx, (unsigned long)priv->rx.virt, 4096); + } else if (priv->type =3D=3D TEGRA_RMEM) { + memunmap(priv->tx.virt); + } +} + +static int tegra186_bpmp_channel_setup(struct tegra_bpmp *bpmp) { - struct tegra186_bpmp *priv; unsigned int i; int err; =20 - priv =3D devm_kzalloc(bpmp->dev, sizeof(*priv), GFP_KERNEL); - if (!priv) - return -ENOMEM; + err =3D tegra186_bpmp_channel_init(bpmp->tx_channel, bpmp, + bpmp->soc->channels.cpu_tx.offset); + if (err < 0) + return err; =20 - bpmp->priv =3D priv; - priv->parent =3D bpmp; + err =3D tegra186_bpmp_channel_init(bpmp->rx_channel, bpmp, + bpmp->soc->channels.cpu_rx.offset); + if (err < 0) { + tegra186_bpmp_channel_cleanup(bpmp->tx_channel); + return err; + } + + for (i =3D 0; i < bpmp->threaded.count; i++) { + unsigned int index =3D bpmp->soc->channels.thread.offset + i; =20 - priv->tx.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 0); - if (!priv->tx.pool) { + err =3D tegra186_bpmp_channel_init(&bpmp->threaded_channels[i], + bpmp, index); + if (err < 0) + break; + } + + if (err < 0) + tegra186_bpmp_channel_deinit(bpmp); + + return err; +} + +static void tegra186_bpmp_reset_channels(struct tegra_bpmp *bpmp) +{ + unsigned int i; + + tegra186_bpmp_channel_reset(bpmp->tx_channel); + tegra186_bpmp_channel_reset(bpmp->rx_channel); + + for (i =3D 0; i < bpmp->threaded.count; i++) + tegra186_bpmp_channel_reset(&bpmp->threaded_channels[i]); +} + +static int tegra186_bpmp_sram_init(struct tegra_bpmp *bpmp) +{ + int err; + struct tegra186_bpmp *priv =3D bpmp->priv; + + priv->sram.tx =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 0); + if (!priv->sram.tx) { dev_err(bpmp->dev, "TX shmem pool not found\n"); return -EPROBE_DEFER; } =20 - priv->tx.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->tx.pool, 4096,= &priv->tx.phys); + priv->tx.virt =3D gen_pool_dma_alloc(priv->sram.tx, 4096, &priv->tx.phys); if (!priv->tx.virt) { dev_err(bpmp->dev, "failed to allocate from TX pool\n"); return -ENOMEM; } =20 - priv->rx.pool =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 1); - if (!priv->rx.pool) { + priv->sram.rx =3D of_gen_pool_get(bpmp->dev->of_node, "shmem", 1); + if (!priv->sram.rx) { dev_err(bpmp->dev, "RX shmem pool not found\n"); err =3D -EPROBE_DEFER; goto free_tx; } =20 - priv->rx.virt =3D (void __iomem *)gen_pool_dma_alloc(priv->rx.pool, 4096,= &priv->rx.phys); + priv->rx.virt =3D gen_pool_dma_alloc(priv->sram.rx, 4096, &priv->rx.phys); if (!priv->rx.virt) { dev_err(bpmp->dev, "failed to allocate from RX pool\n"); err =3D -ENOMEM; goto free_tx; } =20 - err =3D tegra186_bpmp_channel_init(bpmp->tx_channel, bpmp, - bpmp->soc->channels.cpu_tx.offset); - if (err < 0) - goto free_rx; + priv->type =3D TEGRA_SRAM; =20 - err =3D tegra186_bpmp_channel_init(bpmp->rx_channel, bpmp, - bpmp->soc->channels.cpu_rx.offset); - if (err < 0) - goto cleanup_tx_channel; + return 0; =20 - for (i =3D 0; i < bpmp->threaded.count; i++) { - unsigned int index =3D bpmp->soc->channels.thread.offset + i; +free_tx: + gen_pool_free(priv->sram.tx, (unsigned long)priv->tx.virt, 4096); =20 - err =3D tegra186_bpmp_channel_init(&bpmp->threaded_channels[i], - bpmp, index); + return err; +} + +static enum tegra_bpmp_mem_type tegra186_bpmp_dram_init(struct tegra_bpmp = *bpmp) +{ + int err; + struct resource res; + struct device_node *np; + struct tegra186_bpmp *priv =3D bpmp->priv; + + np =3D of_parse_phandle(bpmp->dev->of_node, "memory-region", 0); + if (!np) + return TEGRA_INVALID; + + err =3D of_address_to_resource(np, 0, &res); + if (err) { + dev_warn(bpmp->dev, "Parsing memory region returned: %d\n", err); + return TEGRA_INVALID; + } + + if ((res.end - res.start + 1) < 0x2000) { + dev_warn(bpmp->dev, "DRAM region less than 0x2000 bytes\n"); + return TEGRA_INVALID; + } + + priv->tx.phys =3D res.start; + priv->rx.phys =3D res.start + 0x1000; + + priv->tx.virt =3D memremap(priv->tx.phys, res.end - res.start + 1, MEMREM= AP_WC); + if (priv->tx.virt =3D=3D NULL) { + dev_warn(bpmp->dev, "DRAM region mapping failed\n"); + return TEGRA_INVALID; + } + priv->rx.virt =3D priv->tx.virt + 0x1000; + + return TEGRA_RMEM; +} + +static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) +{ + struct tegra186_bpmp *priv; + int err; + + priv =3D devm_kzalloc(bpmp->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + bpmp->priv =3D priv; + priv->parent =3D bpmp; + + priv->type =3D tegra186_bpmp_dram_init(bpmp); + if (priv->type =3D=3D TEGRA_INVALID) { + err =3D tegra186_bpmp_sram_init(bpmp); if (err < 0) - goto cleanup_channels; + return err; } =20 + err =3D tegra186_bpmp_channel_setup(bpmp); + if (err < 0) + return err; + /* mbox registration */ priv->mbox.client.dev =3D bpmp->dev; priv->mbox.client.rx_callback =3D mbox_handle_rx; @@ -226,51 +343,22 @@ static int tegra186_bpmp_init(struct tegra_bpmp *bpmp) if (IS_ERR(priv->mbox.channel)) { err =3D PTR_ERR(priv->mbox.channel); dev_err(bpmp->dev, "failed to get HSP mailbox: %d\n", err); - goto cleanup_channels; + tegra186_bpmp_channel_deinit(bpmp); + return err; } =20 - tegra186_bpmp_channel_reset(bpmp->tx_channel); - tegra186_bpmp_channel_reset(bpmp->rx_channel); - - for (i =3D 0; i < bpmp->threaded.count; i++) - tegra186_bpmp_channel_reset(&bpmp->threaded_channels[i]); + tegra186_bpmp_reset_channels(bpmp); =20 return 0; - -cleanup_channels: - for (i =3D 0; i < bpmp->threaded.count; i++) { - if (!bpmp->threaded_channels[i].bpmp) - continue; - - tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); - } - - tegra186_bpmp_channel_cleanup(bpmp->rx_channel); -cleanup_tx_channel: - tegra186_bpmp_channel_cleanup(bpmp->tx_channel); -free_rx: - gen_pool_free(priv->rx.pool, (unsigned long)priv->rx.virt, 4096); -free_tx: - gen_pool_free(priv->tx.pool, (unsigned long)priv->tx.virt, 4096); - - return err; } =20 static void tegra186_bpmp_deinit(struct tegra_bpmp *bpmp) { struct tegra186_bpmp *priv =3D bpmp->priv; - unsigned int i; =20 mbox_free_channel(priv->mbox.channel); =20 - for (i =3D 0; i < bpmp->threaded.count; i++) - tegra186_bpmp_channel_cleanup(&bpmp->threaded_channels[i]); - - tegra186_bpmp_channel_cleanup(bpmp->rx_channel); - tegra186_bpmp_channel_cleanup(bpmp->tx_channel); - - gen_pool_free(priv->rx.pool, (unsigned long)priv->rx.virt, 4096); - gen_pool_free(priv->tx.pool, (unsigned long)priv->tx.virt, 4096); + tegra186_bpmp_channel_deinit(bpmp); } =20 static int tegra186_bpmp_resume(struct tegra_bpmp *bpmp) diff --git a/drivers/firmware/tegra/bpmp.c b/drivers/firmware/tegra/bpmp.c index 8b5e5daa9fae..17bd3590aaa2 100644 --- a/drivers/firmware/tegra/bpmp.c +++ b/drivers/firmware/tegra/bpmp.c @@ -735,6 +735,8 @@ static int tegra_bpmp_probe(struct platform_device *pde= v) if (!bpmp->threaded_channels) return -ENOMEM; =20 + platform_set_drvdata(pdev, bpmp); + err =3D bpmp->soc->ops->init(bpmp); if (err < 0) return err; @@ -758,8 +760,6 @@ static int tegra_bpmp_probe(struct platform_device *pde= v) =20 dev_info(&pdev->dev, "firmware: %.*s\n", (int)sizeof(tag), tag); =20 - platform_set_drvdata(pdev, bpmp); - err =3D of_platform_default_populate(pdev->dev.of_node, NULL, &pdev->dev); if (err < 0) goto free_mrq; --=20 2.34.1