From nobody Thu Dec 18 12:15:05 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1F5F2C77B60 for ; Wed, 26 Apr 2023 06:07:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239047AbjDZGHO (ORCPT ); Wed, 26 Apr 2023 02:07:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36836 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239530AbjDZGHG (ORCPT ); Wed, 26 Apr 2023 02:07:06 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 459612718; Tue, 25 Apr 2023 23:07:00 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 33Q66Q7j080649; Wed, 26 Apr 2023 01:06:26 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1682489186; bh=TxVq+Vq2+FxY2NTgtQslEaG70KbJjS8E/AQ7b5gYUGs=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=mzJIChlC10AtIf8tnmmVvRmbZKNuhLiNGaxwHOHARmmpROywzDARv/O4LBVuzhh63 HbEl+/ZeeZ5+vEQGmpz2rtvSGEQWDUQMh+aRHczgb6rUrcAH68wIexUi+IA+stlHYz T3CDGUTAQaTnxf+TdSzlYVtWrqJuXIooydsoozEg= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 33Q66QeO078544 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 Apr 2023 01:06:26 -0500 Received: from DFLE111.ent.ti.com (10.64.6.32) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 26 Apr 2023 01:06:25 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 26 Apr 2023 01:06:25 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 33Q66O1K073547; Wed, 26 Apr 2023 01:06:25 -0500 From: Aradhya Bhatia To: Nishanth Menon , Vignesh Raghavendra , Andrew Davis , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Catalin Marinas , Will Deacon CC: Devicetree List , Linux Kernel List , Linux ARM Kernel List , Jyri Sarha , Tomi Valkeinen , Praneeth Bajjuri , Rahul T R , Devarsh Thakkar , Jai Luthra , Jayesh Choudhary , Aradhya Bhatia Subject: [PATCH v2 1/2] arm64: dts/ti: am65x: Add Rocktech OLDI panel DT overlay Date: Wed, 26 Apr 2023 11:36:11 +0530 Message-ID: <20230426060612.19271-2-a-bhatia1@ti.com> X-Mailer: git-send-email 2.39.1 In-Reply-To: <20230426060612.19271-1-a-bhatia1@ti.com> References: <20230426060612.19271-1-a-bhatia1@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Jyri Sarha The OLDI-LCD1EVM add on board has Rocktech RK101II01D-CT panel[1] with integrated touch screen. The integrated touch screen is Goodix GT928. Add DT nodes for these and connect the endpoint nodes with DSS. [1]: Product datasheet https://www.digimax.it/media_import/DISPLAY/ROCKTECH/TFT%20LCD/RK101II01D-C= T/RK101II01D-CT_DS_001.pdf Signed-off-by: Jyri Sarha Signed-off-by: Nikhil Devshatwar [abhatia1@ti.com: Make cosmetic and 6.1 DTSO syntax changes] Signed-off-by: Aradhya Bhatia Reviewed-by: Tomi Valkeinen Reviewed-by: Andrew Davis --- arch/arm64/boot/dts/ti/Makefile | 2 + ...am654-base-board-rocktech-rk101-panel.dtso | 69 +++++++++++++++++++ 2 files changed, 71 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am654-base-board-rocktech-rk1= 01-panel.dtso diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makef= ile index 6acd12409d59..3e6c4aa24f85 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -20,12 +20,14 @@ dtb-$(CONFIG_ARCH_K3) +=3D k3-am642-phyboard-electra-rd= k.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am642-sk.dtb =20 # Boards with AM65x SoC +k3-am654-gp-evm-dtbs :=3D k3-am654-base-board.dtb k3-am654-base-board-rock= tech-rk101-panel.dtbo dtb-$(CONFIG_ARCH_K3) +=3D k3-am6528-iot2050-basic.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am6528-iot2050-basic-pg2.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am6548-iot2050-advanced.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am6548-iot2050-advanced-m2.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am6548-iot2050-advanced-pg2.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am654-base-board.dtb +dtb-$(CONFIG_ARCH_K3) +=3D k3-am654-gp-evm.dtb =20 # Boards with J7200 SoC dtb-$(CONFIG_ARCH_K3) +=3D k3-j7200-common-proc-board.dtb diff --git a/arch/arm64/boot/dts/ti/k3-am654-base-board-rocktech-rk101-pane= l.dtso b/arch/arm64/boot/dts/ti/k3-am654-base-board-rocktech-rk101-panel.dt= so new file mode 100644 index 000000000000..aed6dcf3bd7d --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am654-base-board-rocktech-rk101-panel.dtso @@ -0,0 +1,69 @@ +// SPDX-License-Identifier: GPL-2.0 +/** + * OLDI-LCD1EVM Rocktech integrated panel and touch DT overlay for AM654-E= VM. + * + * Copyright (C) 2023 Texas Instruments Incorporated - http://www.ti.com/ + */ + +/dts-v1/; +/plugin/; + +#include +#include +#include + +&{/} { + display0 { + compatible =3D "rocktech,rk101ii01d-ct"; + backlight =3D <&lcd_bl>; + enable-gpios =3D <&pca9555 8 GPIO_ACTIVE_HIGH>; + port { + lcd_in0: endpoint { + remote-endpoint =3D <&oldi_out0>; + }; + }; + }; + + lcd_bl: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&ecap0 0 50000 PWM_POLARITY_INVERTED>; + brightness-levels =3D + <0 32 64 96 128 160 192 224 255>; + default-brightness-level =3D <8>; + }; +}; + +&dss { + status =3D "okay"; +}; + +&dss_ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + oldi_out0: endpoint { + remote-endpoint =3D <&lcd_in0>; + }; + }; +}; + +&main_i2c1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + touchscreen@14 { + compatible =3D "goodix,gt928"; + reg =3D <0x14>; + + interrupt-parent =3D <&pca9554>; + interrupts =3D <3 IRQ_TYPE_EDGE_FALLING>; + touchscreen-size-x =3D <1280>; + touchscreen-size-y =3D <800>; + + reset-gpios =3D <&pca9555 9 GPIO_ACTIVE_HIGH>; + irq-gpios =3D <&pca9554 3 GPIO_ACTIVE_HIGH>; + }; +}; --=20 2.39.1 From nobody Thu Dec 18 12:15:05 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 867AAC77B78 for ; Wed, 26 Apr 2023 06:07:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239537AbjDZGHL (ORCPT ); Wed, 26 Apr 2023 02:07:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36730 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231316AbjDZGHG (ORCPT ); Wed, 26 Apr 2023 02:07:06 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 481B5269E; Tue, 25 Apr 2023 23:07:03 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 33Q66R2b080658; Wed, 26 Apr 2023 01:06:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1682489187; bh=NobemyBvtwjcU/aS5ZCzDkB7/FGzb5hRLrC1qI4I3KY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=qeKJaFgIxXLvNp2SXhBsgXIIxMusoMEK4AKQQQm1hSyY48WwePnKFu4hJF2L2WYD3 URjabiCWBCY7mxcKppBI/65UQODoRR+6m5P0bE/GpAqK3mDyW3d54+vy0xFDATQmrm f3Qntjrjy9oZnS6tNtMnjhdelokvflAwtQ+c/OtQ= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 33Q66RlK026577 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 Apr 2023 01:06:27 -0500 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 26 Apr 2023 01:06:27 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 26 Apr 2023 01:06:27 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 33Q66QTH073579; Wed, 26 Apr 2023 01:06:26 -0500 From: Aradhya Bhatia To: Nishanth Menon , Vignesh Raghavendra , Andrew Davis , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Catalin Marinas , Will Deacon CC: Devicetree List , Linux Kernel List , Linux ARM Kernel List , Jyri Sarha , Tomi Valkeinen , Praneeth Bajjuri , Rahul T R , Devarsh Thakkar , Jai Luthra , Jayesh Choudhary , Aradhya Bhatia Subject: [PATCH v2 2/2] arm64: defconfig: Enable PWM drivers for TI ECAP and EHRPWM Date: Wed, 26 Apr 2023 11:36:12 +0530 Message-ID: <20230426060612.19271-3-a-bhatia1@ti.com> X-Mailer: git-send-email 2.39.1 In-Reply-To: <20230426060612.19271-1-a-bhatia1@ti.com> References: <20230426060612.19271-1-a-bhatia1@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" TI's K3 SoCs uses the Enhanced high resolution PWM (EHRPWM) and the ECAP modules for generating PWM signals, used in various application. One such example is controlling the backlight power of the display panels connected to the EVMs. Enable these modules. Signed-off-by: Aradhya Bhatia --- arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 7790ee42c68a..dd8094eef17f 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1283,6 +1283,8 @@ CONFIG_PWM_SAMSUNG=3Dy CONFIG_PWM_SL28CPLD=3Dm CONFIG_PWM_SUN4I=3Dm CONFIG_PWM_TEGRA=3Dm +CONFIG_PWM_TIECAP=3Dm +CONFIG_PWM_TIEHRPWM=3Dm CONFIG_PWM_VISCONTI=3Dm CONFIG_SL28CPLD_INTC=3Dy CONFIG_QCOM_PDC=3Dy --=20 2.39.1