From nobody Wed Dec 17 08:22:14 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DB1CFC7618E for ; Fri, 21 Apr 2023 15:43:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232773AbjDUPns (ORCPT ); Fri, 21 Apr 2023 11:43:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39402 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232573AbjDUPnn (ORCPT ); Fri, 21 Apr 2023 11:43:43 -0400 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 13B9C1385F for ; Fri, 21 Apr 2023 08:43:35 -0700 (PDT) Received: by mail-wr1-x42d.google.com with SMTP id ffacd0b85a97d-2f939bea9ebso1740838f8f.0 for ; Fri, 21 Apr 2023 08:43:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1682091813; x=1684683813; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3EQLBHp8LKtmE2FtHSzAOWDxYQlcAD1HNJT4CQStpTw=; b=QyS8B1MQx3WHIiGc51EdtnvmOAJSgkuEoS0xI/q/o/U5BsNuiaqIirBP94D/fjtDW8 xZKJHoSR9cv5sDB/2IFPRHLG09GhqCZuXxUpDUnC+N+8ud2p/WZxU941vnXbPuwpCFGW 1Mgz1plJS834q+5y+z7G9TNzqprdzulOTIhN0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682091813; x=1684683813; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3EQLBHp8LKtmE2FtHSzAOWDxYQlcAD1HNJT4CQStpTw=; b=Uw8BebqCqgH/ENEwwvxRBYKF/E2Zid/PKxSbUBC4gIGNkakCM6Dla/QrEgh22mZcw3 kQqm8KiNqbNAWWNUIPfjIjgSH1SavZcOD5HJ5duv7jsQby7l71tZGBcj2c8ieEi4+m7w pdMpEFOcWRhNsCSPYIMB8Qf+l0aDPtA7wSAavCKPGTWVWz1Pqk+JnToaWQe94syul1ZO 1uOpkirdRcMkeu6E9D7p3KBBtzSpNSnA0mGPLoJzhrnEJQd4Vy6xgPWR4QhMoutLhmFe gupz0/iFV85/3TJpm4UnUTlGAqoo3raU+ZCeslg0UMj7inHmqKvajakoLgeYdWCiRQxV hsGg== X-Gm-Message-State: AAQBX9f63420jZiO/k8yfetKWhZ8TUxWd7ncPwN4rzefUBYfq3nAU7hz GwWIMj4ey8IzUB3Eag6QqjyTH5qfv5ji2BrHg23F6Q== X-Google-Smtp-Source: AKy350bg/RElVqSuIFOseVBmnJUL2mcF1i0dWRrsVh0lzCYUF4TRlXcR/glRrOLnSU0syZXYt/bK7w== X-Received: by 2002:a5d:4e04:0:b0:2f4:30ee:310b with SMTP id p4-20020a5d4e04000000b002f430ee310bmr4090705wrt.26.1682091813106; Fri, 21 Apr 2023 08:43:33 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([37.159.127.129]) by smtp.gmail.com with ESMTPSA id g18-20020a5d5552000000b002e51195a3e2sm4651609wrw.79.2023.04.21.08.43.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Apr 2023 08:43:32 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Amarula patchwork , Dario Binacchi , Fabio Estevam , Krzysztof Kozlowski , NXP Linux Team , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/7] arm64: dts: imx8mn-bsh-smm-s2/pro: add display setup Date: Fri, 21 Apr 2023 17:43:04 +0200 Message-Id: <20230421154308.527128-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20230421154308.527128-1-dario.binacchi@amarulasolutions.com> References: <20230421154308.527128-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Michael Trimarchi Add the display and nodes required for its operation. Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi --- .../freescale/imx8mn-bsh-smm-s2-common.dtsi | 1 + .../freescale/imx8mn-bsh-smm-s2-display.dtsi | 111 ++++++++++++++++++ 2 files changed, 112 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display= .dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi b/= arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi index c11895d9d582..5f9c0df0ec7d 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi @@ -7,6 +7,7 @@ /dts-v1/; =20 #include "imx8mn.dtsi" +#include "imx8mn-bsh-smm-s2-display.dtsi" =20 / { chosen { diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi b= /arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi new file mode 100644 index 000000000000..bac987d76f1e --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi @@ -0,0 +1,111 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 BSH + */ + +/ { + backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm1 0 700000 0>; /* 700000 ns =3D 1337Hz */ + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <50>; + status =3D "okay"; + }; + + reg_3v3_dvdd: regulator-3v3-O3 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_dvdd>; + regulator-name =3D "3v3-dvdd-supply"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio1 7 GPIO_ACTIVE_LOW>; + }; + + reg_v3v3_avdd: regulator-3v3-O2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_avdd>; + regulator-name =3D "3v3-avdd-supply"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio1 5 GPIO_ACTIVE_LOW>; + }; +}; + +&pwm1 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_bl>; +}; + +&lcdif { + status =3D "okay"; +}; + +&dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "okay"; + + panel@0 { + compatible =3D "sharp,ls068b3sx02", "synaptics,r63353"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel>; + reg =3D <0>; + + backlight =3D <&backlight>; + dvdd-supply =3D <®_3v3_dvdd>; + avdd-supply =3D <®_v3v3_avdd>; + reset-gpios =3D <&gpio4 29 GPIO_ACTIVE_HIGH>; + + port { + panel_in: endpoint { + remote-endpoint =3D <&mipi_dsi_out>; + }; + }; + + }; + + ports { + port@1 { + reg =3D <1>; + mipi_dsi_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; + }; +}; + +&gpu { + status =3D "okay"; +}; + +&iomuxc { + + /* This is for both PWM and voltage regulators for display */ + pinctrl_bl: pwm1grp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x16 + >; + }; + + pinctrl_panel: panelgrp { + fsl,pins =3D < + MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x16 /* panel reset */ + >; + }; + + pinctrl_dvdd: dvddgrp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16 /* VDD 3V3_VO3 */ + >; + }; + + pinctrl_avdd: avddgrp { + fsl,pins =3D < + MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x16 /* VDD 3V3_VO2 */ + >; + }; +}; --=20 2.32.0