From nobody Thu Feb 12 06:15:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B120CC77B61 for ; Thu, 27 Apr 2023 12:10:32 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243843AbjD0MKb (ORCPT ); Thu, 27 Apr 2023 08:10:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55100 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243797AbjD0MKN (ORCPT ); Thu, 27 Apr 2023 08:10:13 -0400 Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 95F2E5BAB for ; Thu, 27 Apr 2023 05:10:09 -0700 (PDT) Received: by mail-lf1-x12d.google.com with SMTP id 2adb3069b0e04-4effb818c37so3603674e87.3 for ; Thu, 27 Apr 2023 05:10:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1682597407; x=1685189407; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fQ8qe1BB0G+HYjEpOfPBNu0NP3ENE9SOB00+nySsnF0=; b=EFjdq6kmO3IwygYJjSnuPpG6tNJw3gUimlSwdstfajLcMooVt+zwCL1bDjZdgYGHTf Q682KOpEDxp4ye/cWuCO2P8ylg+7WdkE3xiiO7tNruzmgkdt0HUjjWa/o48ro3GLAmPh m0woCLrad3IJ5sEFZi9ZYKSr0idyDCJ20a+fXOOv4U4SWlgP063t4hd14lCHSWRuDeoh BI5ey7exdfdMtAtYeQ/NKgjmMXdQlfIDliPzF91hD9ErrkPlzfFfjYsbdIPqvc9FvV2J sPThNVpr3BtSxwpHhELKHSG0BkZSzruUtu6QearonKlGqi1mxHGEnTVSykvSAxZA0Agk Rp8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682597407; x=1685189407; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fQ8qe1BB0G+HYjEpOfPBNu0NP3ENE9SOB00+nySsnF0=; b=Uf505zL1dmRDTze8p2ODR2YKFiTXinIEaOYAlbD4phPPJGpioYdnlVow9Enqq+pEYG ogSoJU/DhhRW2darJgpqyKrVhE3KmAxQEXlghwDgpl8NFlxKpcjUhLQ4NFXbSmC60bm4 8SecDWVDDnJFSab2zLdsYxsvmQiHC3Tfs6LA2HP5WYQhiquUadsWQdB3/2jlFCxN+8PQ ZGnW+xAIgm1SfdN2kURZZpdWbBh589+3XttbMUqHpSYx2MM3NjUjJVDXRXCr7mgmMTXo 5mikct2Gg005Mp6UV9ppzowVcYrEdr709cmdhxX0rkdIYSnurWxfECwaGkcrWUUQ23oW JH7Q== X-Gm-Message-State: AC+VfDziSynn5nPRibA2RXWqTIVYqlfEpDQuXvrcLAybpPHNp2lN04LW 7IgkQF0AaEPwpG0AulDjMC4MEw== X-Google-Smtp-Source: ACHHUZ4uN2zzJ7cgkfoU0GrY/fzKjhLGeZLuKhL0GulOyKqNusZ4umA087qyuSEAS1QpgYGYIzCOsg== X-Received: by 2002:ac2:5549:0:b0:4ea:e0e7:d12d with SMTP id l9-20020ac25549000000b004eae0e7d12dmr472076lfk.1.1682597407485; Thu, 27 Apr 2023 05:10:07 -0700 (PDT) Received: from [192.168.1.2] (c-05d8225c.014-348-6c756e10.bbcust.telenor.se. [92.34.216.5]) by smtp.gmail.com with ESMTPSA id e7-20020ac25467000000b004d4d7fb0e07sm2892044lfn.216.2023.04.27.05.10.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Apr 2023 05:10:06 -0700 (PDT) From: Linus Walleij Date: Thu, 27 Apr 2023 14:10:03 +0200 Subject: [PATCH v2 8/8] ARM: dts: ux500: Add eSRAM nodes MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20230417-ux500-dma40-cleanup-v2-8-cdaa68a4b863@linaro.org> References: <20230417-ux500-dma40-cleanup-v2-0-cdaa68a4b863@linaro.org> In-Reply-To: <20230417-ux500-dma40-cleanup-v2-0-cdaa68a4b863@linaro.org> To: Vinod Koul , Rob Herring , Krzysztof Kozlowski Cc: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Linus Walleij X-Mailer: b4 0.12.2 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The U8500 has 640 KB of eSRAM, split into 5 banks of 128 KB each. Add this to the device tree, with ESRAM 0, 1+2 and 3+4 as separate devices, since these have different power domains. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/ste-dbx5x0.dtsi | 73 +++++++++++++++++++++++++++++++++++= ++-- 1 file changed, 71 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/ste-dbx5x0.dtsi b/arch/arm/boot/dts/ste-dbx5= x0.dtsi index fead7afd5517..c34ccde04600 100644 --- a/arch/arm/boot/dts/ste-dbx5x0.dtsi +++ b/arch/arm/boot/dts/ste-dbx5x0.dtsi @@ -110,6 +110,74 @@ soc { interrupt-parent =3D <&intc>; ranges; =20 + /* + * 640KB ESRAM (embedded static random access memory), divided + * into 5 banks of 128 KB each. This is a fast memory usually + * used by different accelerators. We group these according to + * their power domains: ESRAM0 (always on) ESRAM 1+2 and + * ESRAM 3+4. + */ + sram@40000000 { + /* The first (always on) ESRAM 0, 128 KB */ + compatible =3D "mmio-sram"; + reg =3D <0x40000000 0x20000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x40000000 0x20000>; + + sram@0 { + compatible =3D "stericsson,u8500-esram"; + reg =3D <0x0 0x10000>; + pool; + }; + lcpa: sram@10000 { + /* + * This eSRAM is used by the DMA40 DMA controller + * for Logical Channel Paramers (LCP), the address + * where these parameters are stored is called "LCPA". + * This is addressed directly by the driver so no + * pool is used. + */ + compatible =3D "stericsson,u8500-esram"; + label =3D "DMA40-LCPA"; + reg =3D <0x10000 0x800>; + }; + sram@10800 { + compatible =3D "stericsson,u8500-esram"; + reg =3D <0x10800 0xf800>; + pool; + }; + }; + sram@40020000 { + /* ESRAM 1+2, 256 KB */ + compatible =3D "mmio-sram"; + reg =3D <0x40020000 0x40000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x40020000 0x40000>; + }; + sram@40060000 { + /* ESRAM 3+4, 256 KB */ + compatible =3D "mmio-sram"; + reg =3D <0x40060000 0x40000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x40060000 0x40000>; + + lcla: sram@20000 { + /* + * This eSRAM is used by the DMA40 DMA controller + * for Logical Channel Logical Addresses (LCLA), the address + * where these parameters are stored is called "LCLA". + * This is addressed directly by the driver so no + * pool is used. + */ + compatible =3D "stericsson,u8500-esram"; + label =3D "DMA40-LCLA"; + reg =3D <0x20000 0x2000>; + }; + }; + ptm@801ae000 { compatible =3D "arm,coresight-etm3x", "arm,primecell"; reg =3D <0x801ae000 0x1000>; @@ -536,9 +604,10 @@ usb_per5@a03e0000 { =20 dma: dma-controller@801C0000 { compatible =3D "stericsson,db8500-dma40", "stericsson,dma40"; - reg =3D <0x801C0000 0x1000 0x40010000 0x800>; - reg-names =3D "base", "lcpa"; + reg =3D <0x801C0000 0x1000>; + reg-names =3D "base"; interrupts =3D ; + sram =3D <&lcpa>, <&lcla>; =20 #dma-cells =3D <3>; memcpy-channels =3D <56 57 58 59 60>; --=20 2.40.0