From nobody Mon Feb 9 16:33:33 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7044C76196 for ; Tue, 28 Mar 2023 10:08:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232960AbjC1KIH (ORCPT ); Tue, 28 Mar 2023 06:08:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33012 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231493AbjC1KIB (ORCPT ); Tue, 28 Mar 2023 06:08:01 -0400 Received: from mail-lf1-x12f.google.com (mail-lf1-x12f.google.com [IPv6:2a00:1450:4864:20::12f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CE6CA76B6 for ; Tue, 28 Mar 2023 03:07:33 -0700 (PDT) Received: by mail-lf1-x12f.google.com with SMTP id c29so15086153lfv.3 for ; Tue, 28 Mar 2023 03:07:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1679998048; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OQaFD4osD3DHxIZa/buALI2kTZuKgrQvblLMK2wYDmo=; b=Zy7aNvp+kqqyuw2iDArozGHYDREgAE5yRQVhgOogYSiEm6Zn0Ko4N4ZAHFbpiQMkV6 c3SXzZStijEFJyddV1boMdGPxF5p40F3EW+nuMcCJlVtscNJ+BHSfUQ7rpTJTw0aaN6G pWJTJIEyX31yc3WhDrGT+60nz+qL3NSkz9t7jGLa46lx+qMwuA7s8ELo2XgL19oq6zM+ TDnut5eqzKfbRmC4T1Pdk0IQAo7txXaE50z57AMV5ywBV7s6SauA0iWWHTD7nOZiWDlG E0J6lXA8h4B5/pe2Ovhguk9Ymci+DuR5fdKWR1Mcsq9JoiDah7gEfFwQ4WloajTzA8KD oxxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679998048; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OQaFD4osD3DHxIZa/buALI2kTZuKgrQvblLMK2wYDmo=; b=HTsr9rcjlj7p1o7z/2BXJlVS1LYMeAM3CFvhN1w2wl3MkoL9KzgL/pbfQG2ZhkMOMN fksVIYsxL9Ll8AEcXUx20i9l4Zw6n5m3WXQwYZhkX2NnzxRmnJQ4U9Fdjz7xjTK9rNRd lxqyCH3nw8ubg+kAUwXtdLb4VcndVZmKXauMMSHoyrpLv7Mp2VJ8sHlJwT69K++y1tiH GPI9TbgD01ypSpBh64Mz6If7kc9kI3oNshnAxW7WfzfGzZifi1NUjSwB4jZPrCHuR5ni 6OIwBosr4XXE2GfUQYV/ZDhhlId48lAaxBG8Ie5EcqlYtOGySRch1L85Sx0y2DdyYfug gx+g== X-Gm-Message-State: AAQBX9fr20WXZc7jADTS74UfqkyP9a57OnXzwx8XmdG4xCBfvcbLlDZ6 ZfP16hyN2R+Iem7oqF+QvGrVcw== X-Google-Smtp-Source: AKy350aW1f4TTMZKwNfQpTfuRkMYUA25SWc5xDJeJyeTqHxQA7xhI0DQB4Zmzndeb1ph+N1atefO7Q== X-Received: by 2002:ac2:5519:0:b0:4de:e802:b7e3 with SMTP id j25-20020ac25519000000b004dee802b7e3mr4371321lfk.19.1679998048436; Tue, 28 Mar 2023 03:07:28 -0700 (PDT) Received: from ta1.c.googlers.com.com (61.215.228.35.bc.googleusercontent.com. [35.228.215.61]) by smtp.gmail.com with ESMTPSA id w9-20020a05651203c900b004db2ac3a522sm5039572lfp.62.2023.03.28.03.07.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Mar 2023 03:07:27 -0700 (PDT) From: Tudor Ambarus To: nicolas.ferre@microchip.com, claudiu.beznea@microchip.com Cc: alexandre.belloni@bootlin.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Tudor Ambarus Subject: [PATCH v2 1/4] ARM: dts: at91-sama5d27_wlsom1: Set sst26vf064b SPI NOR flash at its maximum frequency Date: Tue, 28 Mar 2023 10:07:20 +0000 Message-Id: <20230328100723.1593864-2-tudor.ambarus@linaro.org> X-Mailer: git-send-email 2.40.0.348.gf938b09366-goog In-Reply-To: <20230328100723.1593864-1-tudor.ambarus@linaro.org> References: <20230328100723.1593864-1-tudor.ambarus@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Tudor Ambarus sama5d27-wlsom1 populates an sst26vf064b SPI NOR flash. Its maximum operating frequency for 2.7-3.6V is 104 MHz. As the flash is operated at 3.3V, increase its maximum supported frequency to 104MHz. The increasing of the spi-max-frequency value requires the setting of the "CE# Not Active Hold Time", thus set the spi-cs-setup-ns to a value of 7. The sst26vf064b datasheet specifies just a minimum value for the "CE# Not Active Hold Time" and it advertises it to 5 ns. There's no maximum time specified. I determined experimentally that 5 ns for the spi-cs-setup-ns is not enough when the flash is operated close to its maximum frequency and tests showed that 7 ns is just fine, so set the spi-cs-setup-ns dt property to 7. With the increase of frequency the reads are now faster with ~37%. Signed-off-by: Tudor Ambarus --- arch/arm/boot/dts/at91-sama5d27_wlsom1.dtsi | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/at91-sama5d27_wlsom1.dtsi b/arch/arm/boot/dt= s/at91-sama5d27_wlsom1.dtsi index 83bcf9fe0152..4617805c7748 100644 --- a/arch/arm/boot/dts/at91-sama5d27_wlsom1.dtsi +++ b/arch/arm/boot/dts/at91-sama5d27_wlsom1.dtsi @@ -220,7 +220,8 @@ qspi1_flash: flash@0 { #size-cells =3D <1>; compatible =3D "jedec,spi-nor"; reg =3D <0>; - spi-max-frequency =3D <80000000>; + spi-max-frequency =3D <104000000>; + spi-cs-setup-ns =3D <7>; spi-rx-bus-width =3D <4>; spi-tx-bus-width =3D <4>; m25p,fast-read; --=20 2.40.0.348.gf938b09366-goog