From nobody Tue Feb 10 18:36:11 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 31453C77B62 for ; Mon, 20 Mar 2023 20:25:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230288AbjCTUZ2 (ORCPT ); Mon, 20 Mar 2023 16:25:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45270 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229820AbjCTUY7 (ORCPT ); Mon, 20 Mar 2023 16:24:59 -0400 Received: from mail-qt1-x831.google.com (mail-qt1-x831.google.com [IPv6:2607:f8b0:4864:20::831]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 30B1C1DBA8 for ; Mon, 20 Mar 2023 13:24:54 -0700 (PDT) Received: by mail-qt1-x831.google.com with SMTP id n2so14782391qtp.0 for ; Mon, 20 Mar 2023 13:24:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1679343893; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=s0G3+HHtaCmY4AJU6NocV66K0YrHT8OFe5KdeO0Xcso=; b=egVb0rj0r1BYF9s8Gqb9FyJheDqaeYlQ5JCHnCOLEQOsGgjAdAq9bXRntlYHH/iWFy xKmwLrEGkrXrhWy6IV4oxqupY2gWyjbRr8cwdjLKA759qAPrzJ8f/BNGtf/Tpkq/9OiT OaziO2w07arBDgnZ9F7ZUm4gjAvXi7OnScZ/GqZOzrjLfCKv/JzKyYdype8WeJA7dMeM Y13h4TLJuZ/N2WJd8RDowMXB5kJ+wMuI9xIsrIY4eUR4pulRps8OSVkt1DI+TaSPAQ2e /dpQyScf9dDpEMZiUW8BJAnfSyQtN5YeJdGcnNpqHC7gmSBaB4qBxvB+W4MgCTtnKNui X05g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679343893; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=s0G3+HHtaCmY4AJU6NocV66K0YrHT8OFe5KdeO0Xcso=; b=uuqJSQhxa6bkAsQ7nH8EfeZirStmNXis7Otvs7wGMRzLaRymeeKv9sMplAUrXs/yNH W6qC4Fh8xpy6oO2BEGYMseCxWuQZ43g081KdJ8SC2SitJPNcyx/333AMOeBLfddrrCvl +FE63nGXy6erP4u5vJLnuJnkgNm34tUiHehcpT1G60zdnRsXyJgpPzrXlCjSTNKXp0lO aaJys2HpavGOrw+6V7gCBAkFSaYS4cwCoXES8C+43luwzb0kNKFXKQjYpr3oPNIMps5t Ng18J5Dq/TaL6tykrbXHT+R1Wx6Glff+msgA8EdkD8XGXsDt2PVHljfX0G6gGa3GbDAJ 8DmA== X-Gm-Message-State: AO0yUKWrHZXl5vCC/Xn831m8e/vvlf5gJR+TdhoxQLT0QlsOiJY1fkLg yGfd5qvxEMF0INMHHWj29aR4EQ== X-Google-Smtp-Source: AK7set8zyht99kx7Vn3Zc5A/pcNZ3KY62LXshdtSWhx5hJt8PEtTaqW3sg4pLo2eF0E3kmBCpgYX5A== X-Received: by 2002:ac8:5ac3:0:b0:3b8:6763:c25f with SMTP id d3-20020ac85ac3000000b003b86763c25fmr1033185qtd.13.1679343893114; Mon, 20 Mar 2023 13:24:53 -0700 (PDT) Received: from localhost.localdomain ([98.61.227.136]) by smtp.gmail.com with ESMTPSA id d184-20020a3768c1000000b0074688c36facsm2568371qkc.56.2023.03.20.13.24.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Mar 2023 13:24:52 -0700 (PDT) From: Alex Elder To: davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com Cc: caleb.connolly@linaro.org, mka@chromium.org, evgreen@chromium.org, andersson@kernel.org, quic_cpratapa@quicinc.com, quic_avuyyuru@quicinc.com, quic_jponduru@quicinc.com, quic_subashab@quicinc.com, elder@kernel.org, netdev@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH net-next 1/3] net: ipa: add IPA v5.0 register definitions Date: Mon, 20 Mar 2023 15:24:45 -0500 Message-Id: <20230320202447.2048016-2-elder@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230320202447.2048016-1-elder@linaro.org> References: <20230320202447.2048016-1-elder@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the definitions of IPA register offsets and fields for IPA v5.0. These are used for the SDX65 SoC. Signed-off-by: Alex Elder --- drivers/net/ipa/Makefile | 2 +- drivers/net/ipa/ipa_reg.c | 2 + drivers/net/ipa/ipa_reg.h | 1 + drivers/net/ipa/reg/ipa_reg-v5.0.c | 564 +++++++++++++++++++++++++++++ 4 files changed, 568 insertions(+), 1 deletion(-) create mode 100644 drivers/net/ipa/reg/ipa_reg-v5.0.c diff --git a/drivers/net/ipa/Makefile b/drivers/net/ipa/Makefile index cba199422f471..1458f9129e4b1 100644 --- a/drivers/net/ipa/Makefile +++ b/drivers/net/ipa/Makefile @@ -2,7 +2,7 @@ # # Makefile for the Qualcomm IPA driver. =20 -IPA_VERSIONS :=3D 3.1 3.5.1 4.2 4.5 4.7 4.9 4.11 +IPA_VERSIONS :=3D 3.1 3.5.1 4.2 4.5 4.7 4.9 4.11 5.0 =20 # Some IPA versions can reuse another set of GSI register definitions. GSI_IPA_VERSIONS :=3D 3.1 3.5.1 4.0 4.5 4.9 4.11 diff --git a/drivers/net/ipa/ipa_reg.c b/drivers/net/ipa/ipa_reg.c index 3f475428ddddb..818a84f7c42d6 100644 --- a/drivers/net/ipa/ipa_reg.c +++ b/drivers/net/ipa/ipa_reg.c @@ -123,6 +123,8 @@ static const struct regs *ipa_regs(enum ipa_version ver= sion) return &ipa_regs_v4_9; case IPA_VERSION_4_11: return &ipa_regs_v4_11; + case IPA_VERSION_5_0: + return &ipa_regs_v5_0; default: return NULL; } diff --git a/drivers/net/ipa/ipa_reg.h b/drivers/net/ipa/ipa_reg.h index 7dd65d39333dd..3ac48dea865b2 100644 --- a/drivers/net/ipa/ipa_reg.h +++ b/drivers/net/ipa/ipa_reg.h @@ -636,6 +636,7 @@ extern const struct regs ipa_regs_v4_5; extern const struct regs ipa_regs_v4_7; extern const struct regs ipa_regs_v4_9; extern const struct regs ipa_regs_v4_11; +extern const struct regs ipa_regs_v5_0; =20 const struct reg *ipa_reg(struct ipa *ipa, enum ipa_reg_id reg_id); =20 diff --git a/drivers/net/ipa/reg/ipa_reg-v5.0.c b/drivers/net/ipa/reg/ipa_r= eg-v5.0.c new file mode 100644 index 0000000000000..95e0edff41709 --- /dev/null +++ b/drivers/net/ipa/reg/ipa_reg-v5.0.c @@ -0,0 +1,564 @@ +// SPDX-License-Identifier: GPL-2.0 + +/* Copyright (C) 2023 Linaro Ltd. */ + +#include + +#include "../ipa.h" +#include "../ipa_reg.h" + +static const u32 reg_flavor_0_fmask[] =3D { + [MAX_PIPES] =3D GENMASK(7, 0), + [MAX_CONS_PIPES] =3D GENMASK(15, 8), + [MAX_PROD_PIPES] =3D GENMASK(23, 16), + [PROD_LOWEST] =3D GENMASK(31, 24), +}; + +REG_FIELDS(FLAVOR_0, flavor_0, 0x00000000); + +static const u32 reg_comp_cfg_fmask[] =3D { + [RAM_ARB_PRI_CLIENT_SAMP_FIX_DIS] =3D BIT(0), + [GSI_SNOC_BYPASS_DIS] =3D BIT(1), + [GEN_QMB_0_SNOC_BYPASS_DIS] =3D BIT(2), + [GEN_QMB_1_SNOC_BYPASS_DIS] =3D BIT(3), + /* Bit 4 reserved */ + [IPA_QMB_SELECT_CONS_EN] =3D BIT(5), + [IPA_QMB_SELECT_PROD_EN] =3D BIT(6), + [GSI_MULTI_INORDER_RD_DIS] =3D BIT(7), + [GSI_MULTI_INORDER_WR_DIS] =3D BIT(8), + [GEN_QMB_0_MULTI_INORDER_RD_DIS] =3D BIT(9), + [GEN_QMB_1_MULTI_INORDER_RD_DIS] =3D BIT(10), + [GEN_QMB_0_MULTI_INORDER_WR_DIS] =3D BIT(11), + [GEN_QMB_1_MULTI_INORDER_WR_DIS] =3D BIT(12), + [GEN_QMB_0_SNOC_CNOC_LOOP_PROT_DIS] =3D BIT(13), + [GSI_SNOC_CNOC_LOOP_PROT_DISABLE] =3D BIT(14), + [GSI_MULTI_AXI_MASTERS_DIS] =3D BIT(15), + [IPA_QMB_SELECT_GLOBAL_EN] =3D BIT(16), + [FULL_FLUSH_WAIT_RS_CLOSURE_EN] =3D BIT(17), + /* Bit 18 reserved */ + [QMB_RAM_RD_CACHE_DISABLE] =3D BIT(19), + [GENQMB_AOOOWR] =3D BIT(20), + [IF_OUT_OF_BUF_STOP_RESET_MASK_EN] =3D BIT(21), + [ATOMIC_FETCHER_ARB_LOCK_DIS] =3D GENMASK(27, 22), + /* Bits 28-29 reserved */ + [GEN_QMB_1_DYNAMIC_ASIZE] =3D BIT(30), + [GEN_QMB_0_DYNAMIC_ASIZE] =3D BIT(31), +}; + +REG_FIELDS(COMP_CFG, comp_cfg, 0x0000002c); + +static const u32 reg_clkon_cfg_fmask[] =3D { + [CLKON_RX] =3D BIT(0), + [CLKON_PROC] =3D BIT(1), + [TX_WRAPPER] =3D BIT(2), + [CLKON_MISC] =3D BIT(3), + [RAM_ARB] =3D BIT(4), + [FTCH_HPS] =3D BIT(5), + [FTCH_DPS] =3D BIT(6), + [CLKON_HPS] =3D BIT(7), + [CLKON_DPS] =3D BIT(8), + [RX_HPS_CMDQS] =3D BIT(9), + [HPS_DPS_CMDQS] =3D BIT(10), + [DPS_TX_CMDQS] =3D BIT(11), + [RSRC_MNGR] =3D BIT(12), + [CTX_HANDLER] =3D BIT(13), + [ACK_MNGR] =3D BIT(14), + [D_DCPH] =3D BIT(15), + [H_DCPH] =3D BIT(16), + /* Bit 17 reserved */ + [NTF_TX_CMDQS] =3D BIT(18), + [CLKON_TX_0] =3D BIT(19), + [CLKON_TX_1] =3D BIT(20), + [CLKON_FNR] =3D BIT(21), + [QSB2AXI_CMDQ_L] =3D BIT(22), + [AGGR_WRAPPER] =3D BIT(23), + [RAM_SLAVEWAY] =3D BIT(24), + [CLKON_QMB] =3D BIT(25), + [WEIGHT_ARB] =3D BIT(26), + [GSI_IF] =3D BIT(27), + [CLKON_GLOBAL] =3D BIT(28), + [GLOBAL_2X_CLK] =3D BIT(29), + [DPL_FIFO] =3D BIT(30), + [DRBIP] =3D BIT(31), +}; + +REG_FIELDS(CLKON_CFG, clkon_cfg, 0x00000034); + +static const u32 reg_route_fmask[] =3D { + [ROUTE_DEF_PIPE] =3D GENMASK(7, 0), + [ROUTE_FRAG_DEF_PIPE] =3D GENMASK(15, 8), + [ROUTE_DEF_HDR_OFST] =3D GENMASK(25, 16), + [ROUTE_DEF_HDR_TABLE] =3D BIT(26), + [ROUTE_DEF_RETAIN_HDR] =3D BIT(27), + [ROUTE_DIS] =3D BIT(28), + /* Bits 29-31 reserved */ +}; + +REG_FIELDS(ROUTE, route, 0x00000038); + +static const u32 reg_shared_mem_size_fmask[] =3D { + [MEM_SIZE] =3D GENMASK(15, 0), + [MEM_BADDR] =3D GENMASK(31, 16), +}; + +REG_FIELDS(SHARED_MEM_SIZE, shared_mem_size, 0x00000040); + +static const u32 reg_qsb_max_writes_fmask[] =3D { + [GEN_QMB_0_MAX_WRITES] =3D GENMASK(3, 0), + [GEN_QMB_1_MAX_WRITES] =3D GENMASK(7, 4), + /* Bits 8-31 reserved */ +}; + +REG_FIELDS(QSB_MAX_WRITES, qsb_max_writes, 0x00000054); + +static const u32 reg_qsb_max_reads_fmask[] =3D { + [GEN_QMB_0_MAX_READS] =3D GENMASK(3, 0), + [GEN_QMB_1_MAX_READS] =3D GENMASK(7, 4), + /* Bits 8-15 reserved */ + [GEN_QMB_0_MAX_READS_BEATS] =3D GENMASK(23, 16), + [GEN_QMB_1_MAX_READS_BEATS] =3D GENMASK(31, 24), +}; + +REG_FIELDS(QSB_MAX_READS, qsb_max_reads, 0x00000058); + +/* Valid bits defined by ipa->available */ + +REG_STRIDE(STATE_AGGR_ACTIVE, state_aggr_active, 0x00000100, 0x0004); + +static const u32 reg_filt_rout_cache_flush_fmask[] =3D { + [ROUTER_CACHE] =3D BIT(0), + /* Bits 1-3 reserved */ + [FILTER_CACHE] =3D BIT(4), + /* Bits 5-31 reserved */ +}; + +REG_FIELDS(FILT_ROUT_CACHE_FLUSH, filt_rout_cache_flush, 0x0000404); + +static const u32 reg_local_pkt_proc_cntxt_fmask[] =3D { + [IPA_BASE_ADDR] =3D GENMASK(17, 0), + /* Bits 18-31 reserved */ +}; + +/* Offset must be a multiple of 8 */ +REG_FIELDS(LOCAL_PKT_PROC_CNTXT, local_pkt_proc_cntxt, 0x00000478); + +static const u32 reg_ipa_tx_cfg_fmask[] =3D { + /* Bits 0-1 reserved */ + [PREFETCH_ALMOST_EMPTY_SIZE_TX0] =3D GENMASK(5, 2), + [DMAW_SCND_OUTSD_PRED_THRESHOLD] =3D GENMASK(9, 6), + [DMAW_SCND_OUTSD_PRED_EN] =3D BIT(10), + [DMAW_MAX_BEATS_256_DIS] =3D BIT(11), + [PA_MASK_EN] =3D BIT(12), + [PREFETCH_ALMOST_EMPTY_SIZE_TX1] =3D GENMASK(16, 13), + [DUAL_TX_ENABLE] =3D BIT(17), + [SSPND_PA_NO_START_STATE] =3D BIT(18), + /* Bit 19 reserved */ + [HOLB_STICKY_DROP_EN] =3D BIT(20), + /* Bits 21-31 reserved */ +}; + +REG_FIELDS(IPA_TX_CFG, ipa_tx_cfg, 0x00000488); + +static const u32 reg_idle_indication_cfg_fmask[] =3D { + [ENTER_IDLE_DEBOUNCE_THRESH] =3D GENMASK(15, 0), + [CONST_NON_IDLE_ENABLE] =3D BIT(16), + /* Bits 17-31 reserved */ +}; + +REG_FIELDS(IDLE_INDICATION_CFG, idle_indication_cfg, 0x000004a8); + +static const u32 reg_qtime_timestamp_cfg_fmask[] =3D { + [DPL_TIMESTAMP_LSB] =3D GENMASK(4, 0), + /* Bits 5-6 reserved */ + [DPL_TIMESTAMP_SEL] =3D BIT(7), + [TAG_TIMESTAMP_LSB] =3D GENMASK(12, 8), + /* Bits 13-15 reserved */ + [NAT_TIMESTAMP_LSB] =3D GENMASK(20, 16), + /* Bits 21-31 reserved */ +}; + +REG_FIELDS(QTIME_TIMESTAMP_CFG, qtime_timestamp_cfg, 0x000004ac); + +static const u32 reg_timers_xo_clk_div_cfg_fmask[] =3D { + [DIV_VALUE] =3D GENMASK(8, 0), + /* Bits 9-30 reserved */ + [DIV_ENABLE] =3D BIT(31), +}; + +REG_FIELDS(TIMERS_XO_CLK_DIV_CFG, timers_xo_clk_div_cfg, 0x000004b0); + +static const u32 reg_timers_pulse_gran_cfg_fmask[] =3D { + [PULSE_GRAN_0] =3D GENMASK(2, 0), + [PULSE_GRAN_1] =3D GENMASK(5, 3), + [PULSE_GRAN_2] =3D GENMASK(8, 6), + [PULSE_GRAN_3] =3D GENMASK(11, 9), + /* Bits 12-31 reserved */ +}; + +REG_FIELDS(TIMERS_PULSE_GRAN_CFG, timers_pulse_gran_cfg, 0x000004b4); + +static const u32 reg_src_rsrc_grp_01_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(SRC_RSRC_GRP_01_RSRC_TYPE, src_rsrc_grp_01_rsrc_type, + 0x00000500, 0x0020); + +static const u32 reg_src_rsrc_grp_23_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(SRC_RSRC_GRP_23_RSRC_TYPE, src_rsrc_grp_23_rsrc_type, + 0x00000504, 0x0020); + +static const u32 reg_src_rsrc_grp_45_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(SRC_RSRC_GRP_45_RSRC_TYPE, src_rsrc_grp_45_rsrc_type, + 0x00000508, 0x0020); + +static const u32 reg_src_rsrc_grp_67_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(SRC_RSRC_GRP_67_RSRC_TYPE, src_rsrc_grp_67_rsrc_type, + 0x0000050c, 0x0020); + +static const u32 reg_dst_rsrc_grp_01_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(DST_RSRC_GRP_01_RSRC_TYPE, dst_rsrc_grp_01_rsrc_type, + 0x00000600, 0x0020); + +static const u32 reg_dst_rsrc_grp_23_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(DST_RSRC_GRP_23_RSRC_TYPE, dst_rsrc_grp_23_rsrc_type, + 0x00000604, 0x0020); + +static const u32 reg_dst_rsrc_grp_45_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(DST_RSRC_GRP_45_RSRC_TYPE, dst_rsrc_grp_45_rsrc_type, + 0x00000608, 0x0020); + +static const u32 reg_dst_rsrc_grp_67_rsrc_type_fmask[] =3D { + [X_MIN_LIM] =3D GENMASK(5, 0), + /* Bits 6-7 reserved */ + [X_MAX_LIM] =3D GENMASK(13, 8), + /* Bits 14-15 reserved */ + [Y_MIN_LIM] =3D GENMASK(21, 16), + /* Bits 22-23 reserved */ + [Y_MAX_LIM] =3D GENMASK(29, 24), + /* Bits 30-31 reserved */ +}; + +REG_STRIDE_FIELDS(DST_RSRC_GRP_67_RSRC_TYPE, dst_rsrc_grp_67_rsrc_type, + 0x0000060c, 0x0020); + +/* Valid bits defined by ipa->available */ + +REG_STRIDE(AGGR_FORCE_CLOSE, aggr_force_close, 0x000006b0, 0x0004); + +static const u32 reg_endp_init_cfg_fmask[] =3D { + [FRAG_OFFLOAD_EN] =3D BIT(0), + [CS_OFFLOAD_EN] =3D GENMASK(2, 1), + [CS_METADATA_HDR_OFFSET] =3D GENMASK(6, 3), + /* Bit 7 reserved */ + [CS_GEN_QMB_MASTER_SEL] =3D BIT(8), + /* Bits 9-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_CFG, endp_init_cfg, 0x00001008, 0x0080); + +static const u32 reg_endp_init_nat_fmask[] =3D { + [NAT_EN] =3D GENMASK(1, 0), + /* Bits 2-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_NAT, endp_init_nat, 0x0000100c, 0x0080); + +static const u32 reg_endp_init_hdr_fmask[] =3D { + [HDR_LEN] =3D GENMASK(5, 0), + [HDR_OFST_METADATA_VALID] =3D BIT(6), + [HDR_OFST_METADATA] =3D GENMASK(12, 7), + [HDR_ADDITIONAL_CONST_LEN] =3D GENMASK(18, 13), + [HDR_OFST_PKT_SIZE_VALID] =3D BIT(19), + [HDR_OFST_PKT_SIZE] =3D GENMASK(25, 20), + /* Bit 26 reserved */ + [HDR_LEN_INC_DEAGG_HDR] =3D BIT(27), + [HDR_LEN_MSB] =3D GENMASK(29, 28), + [HDR_OFST_METADATA_MSB] =3D GENMASK(31, 30), +}; + +REG_STRIDE_FIELDS(ENDP_INIT_HDR, endp_init_hdr, 0x00001010, 0x0080); + +static const u32 reg_endp_init_hdr_ext_fmask[] =3D { + [HDR_ENDIANNESS] =3D BIT(0), + [HDR_TOTAL_LEN_OR_PAD_VALID] =3D BIT(1), + [HDR_TOTAL_LEN_OR_PAD] =3D BIT(2), + [HDR_PAYLOAD_LEN_INC_PADDING] =3D BIT(3), + [HDR_TOTAL_LEN_OR_PAD_OFFSET] =3D GENMASK(9, 4), + [HDR_PAD_TO_ALIGNMENT] =3D GENMASK(13, 10), + /* Bits 14-15 reserved */ + [HDR_TOTAL_LEN_OR_PAD_OFFSET_MSB] =3D GENMASK(17, 16), + [HDR_OFST_PKT_SIZE_MSB] =3D GENMASK(19, 18), + [HDR_ADDITIONAL_CONST_LEN_MSB] =3D GENMASK(21, 20), + [HDR_BYTES_TO_REMOVE_VALID] =3D BIT(22), + /* Bit 23 reserved */ + [HDR_BYTES_TO_REMOVE] =3D GENMASK(31, 24), +}; + +REG_STRIDE_FIELDS(ENDP_INIT_HDR_EXT, endp_init_hdr_ext, 0x00001014, 0x0080= ); + +REG_STRIDE(ENDP_INIT_HDR_METADATA_MASK, endp_init_hdr_metadata_mask, + 0x00001018, 0x0080); + +static const u32 reg_endp_init_mode_fmask[] =3D { + [ENDP_MODE] =3D GENMASK(2, 0), + [DCPH_ENABLE] =3D BIT(3), + [DEST_PIPE_INDEX] =3D GENMASK(11, 4), + [BYTE_THRESHOLD] =3D GENMASK(27, 12), + [PIPE_REPLICATION_EN] =3D BIT(28), + [PAD_EN] =3D BIT(29), + [DRBIP_ACL_ENABLE] =3D BIT(30), + /* Bit 31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_MODE, endp_init_mode, 0x00001020, 0x0080); + +static const u32 reg_endp_init_aggr_fmask[] =3D { + [AGGR_EN] =3D GENMASK(1, 0), + [AGGR_TYPE] =3D GENMASK(4, 2), + [BYTE_LIMIT] =3D GENMASK(10, 5), + /* Bit 11 reserved */ + [TIME_LIMIT] =3D GENMASK(16, 12), + [PKT_LIMIT] =3D GENMASK(22, 17), + [SW_EOF_ACTIVE] =3D BIT(23), + [FORCE_CLOSE] =3D BIT(24), + /* Bit 25 reserved */ + [HARD_BYTE_LIMIT_EN] =3D BIT(26), + [AGGR_GRAN_SEL] =3D BIT(27), + /* Bits 28-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_AGGR, endp_init_aggr, 0x00001024, 0x0080); + +static const u32 reg_endp_init_hol_block_en_fmask[] =3D { + [HOL_BLOCK_EN] =3D BIT(0), + /* Bits 1-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_EN, endp_init_hol_block_en, + 0x0000102c, 0x0080); + +static const u32 reg_endp_init_hol_block_timer_fmask[] =3D { + [TIMER_LIMIT] =3D GENMASK(4, 0), + /* Bits 5-7 reserved */ + [TIMER_GRAN_SEL] =3D GENMASK(9, 8), + /* Bits 10-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_TIMER, endp_init_hol_block_timer, + 0x00001030, 0x0080); + +static const u32 reg_endp_init_deaggr_fmask[] =3D { + [DEAGGR_HDR_LEN] =3D GENMASK(5, 0), + [SYSPIPE_ERR_DETECTION] =3D BIT(6), + [PACKET_OFFSET_VALID] =3D BIT(7), + [PACKET_OFFSET_LOCATION] =3D GENMASK(13, 8), + [IGNORE_MIN_PKT_ERR] =3D BIT(14), + /* Bit 15 reserved */ + [MAX_PACKET_LEN] =3D GENMASK(31, 16), +}; + +REG_STRIDE_FIELDS(ENDP_INIT_DEAGGR, endp_init_deaggr, 0x00001034, 0x0080); + +static const u32 reg_endp_init_rsrc_grp_fmask[] =3D { + [ENDP_RSRC_GRP] =3D GENMASK(2, 0), + /* Bits 3-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_RSRC_GRP, endp_init_rsrc_grp, 0x00001038, 0x00= 80); + +static const u32 reg_endp_init_seq_fmask[] =3D { + [SEQ_TYPE] =3D GENMASK(7, 0), + /* Bits 8-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_INIT_SEQ, endp_init_seq, 0x0000103c, 0x0080); + +static const u32 reg_endp_status_fmask[] =3D { + [STATUS_EN] =3D BIT(0), + [STATUS_ENDP] =3D GENMASK(8, 1), + [STATUS_PKT_SUPPRESS] =3D BIT(9), + /* Bits 10-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_STATUS, endp_status, 0x00001040, 0x0080); + +static const u32 reg_endp_filter_cache_cfg_fmask[] =3D { + [CACHE_MSK_SRC_ID] =3D BIT(0), + [CACHE_MSK_SRC_IP] =3D BIT(1), + [CACHE_MSK_DST_IP] =3D BIT(2), + [CACHE_MSK_SRC_PORT] =3D BIT(3), + [CACHE_MSK_DST_PORT] =3D BIT(4), + [CACHE_MSK_PROTOCOL] =3D BIT(5), + [CACHE_MSK_METADATA] =3D BIT(6), + /* Bits 7-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_FILTER_CACHE_CFG, endp_filter_cache_cfg, + 0x0000105c, 0x0080); + +static const u32 reg_endp_router_cache_cfg_fmask[] =3D { + [CACHE_MSK_SRC_ID] =3D BIT(0), + [CACHE_MSK_SRC_IP] =3D BIT(1), + [CACHE_MSK_DST_IP] =3D BIT(2), + [CACHE_MSK_SRC_PORT] =3D BIT(3), + [CACHE_MSK_DST_PORT] =3D BIT(4), + [CACHE_MSK_PROTOCOL] =3D BIT(5), + [CACHE_MSK_METADATA] =3D BIT(6), + /* Bits 7-31 reserved */ +}; + +REG_STRIDE_FIELDS(ENDP_ROUTER_CACHE_CFG, endp_router_cache_cfg, + 0x00001070, 0x0080); + +/* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ +REG(IPA_IRQ_STTS, ipa_irq_stts, 0x0000c008 + 0x1000 * GSI_EE_AP); + +/* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ +REG(IPA_IRQ_EN, ipa_irq_en, 0x0000c00c + 0x1000 * GSI_EE_AP); + +/* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ +REG(IPA_IRQ_CLR, ipa_irq_clr, 0x0000c010 + 0x1000 * GSI_EE_AP); + +static const u32 reg_ipa_irq_uc_fmask[] =3D { + [UC_INTR] =3D BIT(0), + /* Bits 1-31 reserved */ +}; + +REG_FIELDS(IPA_IRQ_UC, ipa_irq_uc, 0x0000c01c + 0x1000 * GSI_EE_AP); + +/* Valid bits defined by ipa->available */ + +REG_STRIDE(IRQ_SUSPEND_INFO, irq_suspend_info, + 0x0000c030 + 0x1000 * GSI_EE_AP, 0x0004); + +/* Valid bits defined by ipa->available */ + +REG_STRIDE(IRQ_SUSPEND_EN, irq_suspend_en, + 0x0000c050 + 0x1000 * GSI_EE_AP, 0x0004); + +/* Valid bits defined by ipa->available */ + +REG_STRIDE(IRQ_SUSPEND_CLR, irq_suspend_clr, + 0x0000c070 + 0x1000 * GSI_EE_AP, 0x0004); + +static const struct reg *reg_array[] =3D { + [COMP_CFG] =3D ®_comp_cfg, + [CLKON_CFG] =3D ®_clkon_cfg, + [ROUTE] =3D ®_route, + [SHARED_MEM_SIZE] =3D ®_shared_mem_size, + [QSB_MAX_WRITES] =3D ®_qsb_max_writes, + [QSB_MAX_READS] =3D ®_qsb_max_reads, + [FILT_ROUT_CACHE_FLUSH] =3D ®_filt_rout_cache_flush, + [STATE_AGGR_ACTIVE] =3D ®_state_aggr_active, + [LOCAL_PKT_PROC_CNTXT] =3D ®_local_pkt_proc_cntxt, + [AGGR_FORCE_CLOSE] =3D ®_aggr_force_close, + [IPA_TX_CFG] =3D ®_ipa_tx_cfg, + [FLAVOR_0] =3D ®_flavor_0, + [IDLE_INDICATION_CFG] =3D ®_idle_indication_cfg, + [QTIME_TIMESTAMP_CFG] =3D ®_qtime_timestamp_cfg, + [TIMERS_XO_CLK_DIV_CFG] =3D ®_timers_xo_clk_div_cfg, + [TIMERS_PULSE_GRAN_CFG] =3D ®_timers_pulse_gran_cfg, + [SRC_RSRC_GRP_01_RSRC_TYPE] =3D ®_src_rsrc_grp_01_rsrc_type, + [SRC_RSRC_GRP_23_RSRC_TYPE] =3D ®_src_rsrc_grp_23_rsrc_type, + [SRC_RSRC_GRP_45_RSRC_TYPE] =3D ®_src_rsrc_grp_45_rsrc_type, + [SRC_RSRC_GRP_67_RSRC_TYPE] =3D ®_src_rsrc_grp_67_rsrc_type, + [DST_RSRC_GRP_01_RSRC_TYPE] =3D ®_dst_rsrc_grp_01_rsrc_type, + [DST_RSRC_GRP_23_RSRC_TYPE] =3D ®_dst_rsrc_grp_23_rsrc_type, + [DST_RSRC_GRP_45_RSRC_TYPE] =3D ®_dst_rsrc_grp_45_rsrc_type, + [DST_RSRC_GRP_67_RSRC_TYPE] =3D ®_dst_rsrc_grp_67_rsrc_type, + [ENDP_INIT_CFG] =3D ®_endp_init_cfg, + [ENDP_INIT_NAT] =3D ®_endp_init_nat, + [ENDP_INIT_HDR] =3D ®_endp_init_hdr, + [ENDP_INIT_HDR_EXT] =3D ®_endp_init_hdr_ext, + [ENDP_INIT_HDR_METADATA_MASK] =3D ®_endp_init_hdr_metadata_mask, + [ENDP_INIT_MODE] =3D ®_endp_init_mode, + [ENDP_INIT_AGGR] =3D ®_endp_init_aggr, + [ENDP_INIT_HOL_BLOCK_EN] =3D ®_endp_init_hol_block_en, + [ENDP_INIT_HOL_BLOCK_TIMER] =3D ®_endp_init_hol_block_timer, + [ENDP_INIT_DEAGGR] =3D ®_endp_init_deaggr, + [ENDP_INIT_RSRC_GRP] =3D ®_endp_init_rsrc_grp, + [ENDP_INIT_SEQ] =3D ®_endp_init_seq, + [ENDP_STATUS] =3D ®_endp_status, + [ENDP_FILTER_CACHE_CFG] =3D ®_endp_filter_cache_cfg, + [ENDP_ROUTER_CACHE_CFG] =3D ®_endp_router_cache_cfg, + [IPA_IRQ_STTS] =3D ®_ipa_irq_stts, + [IPA_IRQ_EN] =3D ®_ipa_irq_en, + [IPA_IRQ_CLR] =3D ®_ipa_irq_clr, + [IPA_IRQ_UC] =3D ®_ipa_irq_uc, + [IRQ_SUSPEND_INFO] =3D ®_irq_suspend_info, + [IRQ_SUSPEND_EN] =3D ®_irq_suspend_en, + [IRQ_SUSPEND_CLR] =3D ®_irq_suspend_clr, +}; + +const struct regs ipa_regs_v5_0 =3D { + .reg_count =3D ARRAY_SIZE(reg_array), + .reg =3D reg_array, +}; --=20 2.34.1 From nobody Tue Feb 10 18:36:11 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BD44CC761AF for ; Mon, 20 Mar 2023 20:25:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231140AbjCTUZh (ORCPT ); Mon, 20 Mar 2023 16:25:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229959AbjCTUZC (ORCPT ); Mon, 20 Mar 2023 16:25:02 -0400 Received: from mail-qt1-x82b.google.com (mail-qt1-x82b.google.com [IPv6:2607:f8b0:4864:20::82b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D6C459EDF for ; Mon, 20 Mar 2023 13:24:55 -0700 (PDT) Received: by mail-qt1-x82b.google.com with SMTP id t9so14714319qtx.8 for ; Mon, 20 Mar 2023 13:24:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1679343894; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=V2JlaX3bX0PbxWEwzGQZ6oyBc9CWX24Y9BuBSfB7Vlg=; b=Q/3P4glKnA3tvaHPOqkO77aVe+2cvgU2gs0HBjQCO9YORAsY+WR8es+24QbnzKwRaU fjXRXIlbpWFwaDaUZMWZ7E5OOpl9QTViKguGrfEZYrtw/XnO3Nw2aJkTyagw+S08YY9C lgLqDEFm1h8iNS9jFezw/O9F0u3YaSuKEEz5IIi5vJ35b1NfMI2hnKTETpQVZinUShRx IUsXLEmIvzu8gkVCcBauNKhGpi1ouJvjnWurnl0ueYTa2ToCL17a8xub7gcdhkNlmr9N 2hgwlBMflK4ENNzN97/ZEdbeeUNNEP3VPoyUR0QKjvJB08kQyp0XcvUCDY4i555x/ucF pmHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679343894; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=V2JlaX3bX0PbxWEwzGQZ6oyBc9CWX24Y9BuBSfB7Vlg=; b=O0Dg9kilUv6rX95jPO4yPrSftdkEwYqwc1dewQUhGgX8pYZYqggJIjFLtNxKAPZG2S v5IyGGND+ZE9bbKSdo9PctA/eT/e73u8ctxrBxWE88SYRCqmIR2ycCTn+Yx5JZOlwrEC hHmImjf2TALsgcqGhWNQkPMJETatK4gCzLflpkNtC3rxRo6Bv3l0glnMwcdo/fJRaqix n23koJL46LEnwCgBu/jmsP6MmFY9CIDAOXikrt1r8ZKLB718OWbkneqoykJLMQcnE3Zd I6qksF5LeFy7nVvN/lLHPgJB9x58gLKRvwZeUOD67pS7HCgcu2faVZ/E3PXjBsxarrdB 0Oog== X-Gm-Message-State: AO0yUKWrUUfIOQqRhbkjvDvLLeScSl7/2WHWEDlatVQ+5VOBKtZynYHc 3kqM72SS4ja3I8dlcaJfTdbfqA== X-Google-Smtp-Source: AK7set/SAAOYAOO+xOvdkG+53owH/b184P5FG6BmSiKffJmVpAbZk1xu37dUlWGzBiuYEZjgnR1DIg== X-Received: by 2002:ac8:5cce:0:b0:3bd:fd:f984 with SMTP id s14-20020ac85cce000000b003bd00fdf984mr1030706qta.2.1679343894499; Mon, 20 Mar 2023 13:24:54 -0700 (PDT) Received: from localhost.localdomain ([98.61.227.136]) by smtp.gmail.com with ESMTPSA id d184-20020a3768c1000000b0074688c36facsm2568371qkc.56.2023.03.20.13.24.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Mar 2023 13:24:54 -0700 (PDT) From: Alex Elder To: davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com Cc: caleb.connolly@linaro.org, mka@chromium.org, evgreen@chromium.org, andersson@kernel.org, quic_cpratapa@quicinc.com, quic_avuyyuru@quicinc.com, quic_jponduru@quicinc.com, quic_subashab@quicinc.com, elder@kernel.org, netdev@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH net-next 2/3] net: ipa: add IPA v5.0 GSI register definitions Date: Mon, 20 Mar 2023 15:24:46 -0500 Message-Id: <20230320202447.2048016-3-elder@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230320202447.2048016-1-elder@linaro.org> References: <20230320202447.2048016-1-elder@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the definitions of GSI register offsets and fields for IPA v5.0. These are used for the SDX65 SoC. Increase the maximum channel and event ring counts supported by the driver, so those implemented by the SDX65 are supported. Signed-off-by: Alex Elder --- drivers/net/ipa/Makefile | 2 +- drivers/net/ipa/gsi.h | 4 +- drivers/net/ipa/gsi_reg.c | 3 + drivers/net/ipa/gsi_reg.h | 1 + drivers/net/ipa/reg/gsi_reg-v5.0.c | 317 +++++++++++++++++++++++++++++ 5 files changed, 324 insertions(+), 3 deletions(-) create mode 100644 drivers/net/ipa/reg/gsi_reg-v5.0.c diff --git a/drivers/net/ipa/Makefile b/drivers/net/ipa/Makefile index 1458f9129e4b1..a878096ed1252 100644 --- a/drivers/net/ipa/Makefile +++ b/drivers/net/ipa/Makefile @@ -5,7 +5,7 @@ IPA_VERSIONS :=3D 3.1 3.5.1 4.2 4.5 4.7 4.9 4.11 5.0 =20 # Some IPA versions can reuse another set of GSI register definitions. -GSI_IPA_VERSIONS :=3D 3.1 3.5.1 4.0 4.5 4.9 4.11 +GSI_IPA_VERSIONS :=3D 3.1 3.5.1 4.0 4.5 4.9 4.11 5.0 =20 obj-$(CONFIG_QCOM_IPA) +=3D ipa.o =20 diff --git a/drivers/net/ipa/gsi.h b/drivers/net/ipa/gsi.h index 50bc80cb167c3..42063b227c185 100644 --- a/drivers/net/ipa/gsi.h +++ b/drivers/net/ipa/gsi.h @@ -16,8 +16,8 @@ #include "ipa_version.h" =20 /* Maximum number of channels and event rings supported by the driver */ -#define GSI_CHANNEL_COUNT_MAX 23 -#define GSI_EVT_RING_COUNT_MAX 24 +#define GSI_CHANNEL_COUNT_MAX 28 +#define GSI_EVT_RING_COUNT_MAX 28 =20 /* Maximum TLV FIFO size for a channel; 64 here is arbitrary (and high) */ #define GSI_TLV_MAX 64 diff --git a/drivers/net/ipa/gsi_reg.c b/drivers/net/ipa/gsi_reg.c index 1651fbad4bd54..c5458e28b12f2 100644 --- a/drivers/net/ipa/gsi_reg.c +++ b/drivers/net/ipa/gsi_reg.c @@ -109,6 +109,9 @@ static const struct regs *gsi_regs(struct gsi *gsi) case IPA_VERSION_4_11: return &gsi_regs_v4_11; =20 + case IPA_VERSION_5_0: + return &gsi_regs_v5_0; + default: return NULL; } diff --git a/drivers/net/ipa/gsi_reg.h b/drivers/net/ipa/gsi_reg.h index 48fde65fa2e8a..cf046567f3fe6 100644 --- a/drivers/net/ipa/gsi_reg.h +++ b/drivers/net/ipa/gsi_reg.h @@ -355,6 +355,7 @@ extern const struct regs gsi_regs_v4_0; extern const struct regs gsi_regs_v4_5; extern const struct regs gsi_regs_v4_9; extern const struct regs gsi_regs_v4_11; +extern const struct regs gsi_regs_v5_0; =20 /** * gsi_reg() - Return the structure describing a GSI register diff --git a/drivers/net/ipa/reg/gsi_reg-v5.0.c b/drivers/net/ipa/reg/gsi_r= eg-v5.0.c new file mode 100644 index 0000000000000..d7b81a36d673b --- /dev/null +++ b/drivers/net/ipa/reg/gsi_reg-v5.0.c @@ -0,0 +1,317 @@ +// SPDX-License-Identifier: GPL-2.0 + +/* Copyright (C) 2023 Linaro Ltd. */ + +#include + +#include "../gsi.h" +#include "../reg.h" +#include "../gsi_reg.h" + +REG(INTER_EE_SRC_CH_IRQ_MSK, inter_ee_src_ch_irq_msk, + 0x0000c01c + 0x1000 * GSI_EE_AP); + +REG(INTER_EE_SRC_EV_CH_IRQ_MSK, inter_ee_src_ev_ch_irq_msk, + 0x0000c028 + 0x1000 * GSI_EE_AP); + +static const u32 reg_ch_c_cntxt_0_fmask[] =3D { + [CHTYPE_PROTOCOL] =3D GENMASK(6, 0), + [CHTYPE_DIR] =3D BIT(7), + [CH_EE] =3D GENMASK(11, 8), + [CHID] =3D GENMASK(19, 12), + [CHSTATE] =3D GENMASK(23, 20), + [ELEMENT_SIZE] =3D GENMASK(31, 24), +}; + +REG_STRIDE_FIELDS(CH_C_CNTXT_0, ch_c_cntxt_0, + 0x00014000 + 0x12000 * GSI_EE_AP, 0x80); + +static const u32 reg_ch_c_cntxt_1_fmask[] =3D { + [CH_R_LENGTH] =3D GENMASK(23, 0), + [ERINDEX] =3D GENMASK(31, 24), +}; + +REG_STRIDE_FIELDS(CH_C_CNTXT_1, ch_c_cntxt_1, + 0x00014004 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(CH_C_CNTXT_2, ch_c_cntxt_2, 0x00014008 + 0x12000 * GSI_EE_AP, 0= x80); + +REG_STRIDE(CH_C_CNTXT_3, ch_c_cntxt_3, 0x0001400c + 0x12000 * GSI_EE_AP, 0= x80); + +static const u32 reg_ch_c_qos_fmask[] =3D { + [WRR_WEIGHT] =3D GENMASK(3, 0), + /* Bits 4-7 reserved */ + [MAX_PREFETCH] =3D BIT(8), + [USE_DB_ENG] =3D BIT(9), + [PREFETCH_MODE] =3D GENMASK(13, 10), + /* Bits 14-15 reserved */ + [EMPTY_LVL_THRSHOLD] =3D GENMASK(23, 16), + [DB_IN_BYTES] =3D BIT(24), + [LOW_LATENCY_EN] =3D BIT(25), + /* Bits 26-31 reserved */ +}; + +REG_STRIDE_FIELDS(CH_C_QOS, ch_c_qos, 0x00014048 + 0x12000 * GSI_EE_AP, 0x= 80); + +REG_STRIDE(CH_C_SCRATCH_0, ch_c_scratch_0, + 0x0001404c + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(CH_C_SCRATCH_1, ch_c_scratch_1, + 0x00014050 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(CH_C_SCRATCH_2, ch_c_scratch_2, + 0x00014054 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(CH_C_SCRATCH_3, ch_c_scratch_3, + 0x00014058 + 0x12000 * GSI_EE_AP, 0x80); + +static const u32 reg_ev_ch_e_cntxt_0_fmask[] =3D { + [EV_CHTYPE] =3D GENMASK(6, 0), + [EV_INTYPE] =3D BIT(7), + [EV_EVCHID] =3D GENMASK(15, 8), + [EV_EE] =3D GENMASK(19, 16), + [EV_CHSTATE] =3D GENMASK(23, 20), + [EV_ELEMENT_SIZE] =3D GENMASK(31, 24), +}; + +REG_STRIDE_FIELDS(EV_CH_E_CNTXT_0, ev_ch_e_cntxt_0, + 0x0001c000 + 0x12000 * GSI_EE_AP, 0x80); + +static const u32 reg_ev_ch_e_cntxt_1_fmask[] =3D { + [R_LENGTH] =3D GENMASK(19, 0), +}; + +REG_STRIDE_FIELDS(EV_CH_E_CNTXT_1, ev_ch_e_cntxt_1, + 0x0001c004 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_2, ev_ch_e_cntxt_2, + 0x0001c008 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_3, ev_ch_e_cntxt_3, + 0x0001c00c + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_4, ev_ch_e_cntxt_4, + 0x0001c010 + 0x12000 * GSI_EE_AP, 0x80); + +static const u32 reg_ev_ch_e_cntxt_8_fmask[] =3D { + [EV_MODT] =3D GENMASK(15, 0), + [EV_MODC] =3D GENMASK(23, 16), + [EV_MOD_CNT] =3D GENMASK(31, 24), +}; + +REG_STRIDE_FIELDS(EV_CH_E_CNTXT_8, ev_ch_e_cntxt_8, + 0x0001c020 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_9, ev_ch_e_cntxt_9, + 0x0001c024 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_10, ev_ch_e_cntxt_10, + 0x0001c028 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_11, ev_ch_e_cntxt_11, + 0x0001c02c + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_12, ev_ch_e_cntxt_12, + 0x0001c030 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_CNTXT_13, ev_ch_e_cntxt_13, + 0x0001c034 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_SCRATCH_0, ev_ch_e_scratch_0, + 0x0001c048 + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(EV_CH_E_SCRATCH_1, ev_ch_e_scratch_1, + 0x0001c04c + 0x12000 * GSI_EE_AP, 0x80); + +REG_STRIDE(CH_C_DOORBELL_0, ch_c_doorbell_0, + 0x00024000 + 0x12000 * GSI_EE_AP, 0x08); + +REG_STRIDE(EV_CH_E_DOORBELL_0, ev_ch_e_doorbell_0, + 0x00024800 + 0x12000 * GSI_EE_AP, 0x08); + +static const u32 reg_gsi_status_fmask[] =3D { + [ENABLED] =3D BIT(0), + /* Bits 1-31 reserved */ +}; + +REG_FIELDS(GSI_STATUS, gsi_status, 0x00025000 + 0x12000 * GSI_EE_AP); + +static const u32 reg_ch_cmd_fmask[] =3D { + [CH_CHID] =3D GENMASK(7, 0), + /* Bits 8-23 reserved */ + [CH_OPCODE] =3D GENMASK(31, 24), +}; + +REG_FIELDS(CH_CMD, ch_cmd, 0x00025008 + 0x12000 * GSI_EE_AP); + +static const u32 reg_ev_ch_cmd_fmask[] =3D { + [EV_CHID] =3D GENMASK(7, 0), + /* Bits 8-23 reserved */ + [EV_OPCODE] =3D GENMASK(31, 24), +}; + +REG_FIELDS(EV_CH_CMD, ev_ch_cmd, 0x00025010 + 0x12000 * GSI_EE_AP); + +static const u32 reg_generic_cmd_fmask[] =3D { + [GENERIC_OPCODE] =3D GENMASK(4, 0), + [GENERIC_CHID] =3D GENMASK(9, 5), + [GENERIC_EE] =3D GENMASK(13, 10), + /* Bits 14-31 reserved */ +}; + +REG_FIELDS(GENERIC_CMD, generic_cmd, 0x00025018 + 0x12000 * GSI_EE_AP); + +static const u32 reg_hw_param_2_fmask[] =3D { + [NUM_CH_PER_EE] =3D GENMASK(7, 0), + [IRAM_SIZE] =3D GENMASK(12, 8), + [GSI_CH_PEND_TRANSLATE] =3D BIT(13), + [GSI_CH_FULL_LOGIC] =3D BIT(14), + [GSI_USE_SDMA] =3D BIT(15), + [GSI_SDMA_N_INT] =3D GENMASK(18, 16), + [GSI_SDMA_MAX_BURST] =3D GENMASK(26, 19), + [GSI_SDMA_N_IOVEC] =3D GENMASK(29, 27), + [GSI_USE_RD_WR_ENG] =3D BIT(30), + [GSI_USE_INTER_EE] =3D BIT(31), +}; + +REG_FIELDS(HW_PARAM_2, hw_param_2, 0x00025040 + 0x12000 * GSI_EE_AP); + +static const u32 reg_hw_param_4_fmask[] =3D { + [EV_PER_EE] =3D GENMASK(7, 0), + [IRAM_PROTOCOL_COUNT] =3D GENMASK(15, 8), + /* Bits 16-31 reserved */ +}; + +REG_FIELDS(HW_PARAM_4, hw_param_4, 0x00025050 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_TYPE_IRQ, cntxt_type_irq, 0x00025080 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_TYPE_IRQ_MSK, cntxt_type_irq_msk, 0x00025088 + 0x12000 * GSI_EE_= AP); + +REG(CNTXT_SRC_CH_IRQ, cntxt_src_ch_irq, 0x00025090 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_CH_IRQ_MSK, cntxt_src_ch_irq_msk, + 0x00025094 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_CH_IRQ_CLR, cntxt_src_ch_irq_clr, + 0x00025098 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_EV_CH_IRQ, cntxt_src_ev_ch_irq, 0x0002509c + 0x12000 * GSI_E= E_AP); + +REG(CNTXT_SRC_EV_CH_IRQ_MSK, cntxt_src_ev_ch_irq_msk, + 0x000250a0 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_EV_CH_IRQ_CLR, cntxt_src_ev_ch_irq_clr, + 0x000250a4 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_IEOB_IRQ, cntxt_src_ieob_irq, 0x000250a8 + 0x12000 * GSI_EE_= AP); + +REG(CNTXT_SRC_IEOB_IRQ_MSK, cntxt_src_ieob_irq_msk, + 0x000250ac + 0x12000 * GSI_EE_AP); + +REG(CNTXT_SRC_IEOB_IRQ_CLR, cntxt_src_ieob_irq_clr, + 0x000250b0 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_GLOB_IRQ_STTS, cntxt_glob_irq_stts, 0x00025200 + 0x12000 * GSI_E= E_AP); + +REG(CNTXT_GLOB_IRQ_EN, cntxt_glob_irq_en, 0x00025204 + 0x12000 * GSI_EE_AP= ); + +REG(CNTXT_GLOB_IRQ_CLR, cntxt_glob_irq_clr, 0x00025208 + 0x12000 * GSI_EE_= AP); + +REG(CNTXT_GSI_IRQ_STTS, cntxt_gsi_irq_stts, 0x0002520c + 0x12000 * GSI_EE_= AP); + +REG(CNTXT_GSI_IRQ_EN, cntxt_gsi_irq_en, 0x00025210 + 0x12000 * GSI_EE_AP); + +REG(CNTXT_GSI_IRQ_CLR, cntxt_gsi_irq_clr, 0x00025214 + 0x12000 * GSI_EE_AP= ); + +static const u32 reg_cntxt_intset_fmask[] =3D { + [INTYPE] =3D BIT(0) + /* Bits 1-31 reserved */ +}; + +REG_FIELDS(CNTXT_INTSET, cntxt_intset, 0x00025220 + 0x12000 * GSI_EE_AP); + +static const u32 reg_error_log_fmask[] =3D { + [ERR_ARG3] =3D GENMASK(3, 0), + [ERR_ARG2] =3D GENMASK(7, 4), + [ERR_ARG1] =3D GENMASK(11, 8), + [ERR_CODE] =3D GENMASK(15, 12), + /* Bits 16-18 reserved */ + [ERR_VIRT_IDX] =3D GENMASK(23, 19), + [ERR_TYPE] =3D GENMASK(27, 24), + [ERR_EE] =3D GENMASK(31, 28), +}; + +REG_FIELDS(ERROR_LOG, error_log, 0x00025240 + 0x12000 * GSI_EE_AP); + +REG(ERROR_LOG_CLR, error_log_clr, 0x00025244 + 0x12000 * GSI_EE_AP); + +static const u32 reg_cntxt_scratch_0_fmask[] =3D { + [INTER_EE_RESULT] =3D GENMASK(2, 0), + /* Bits 3-4 reserved */ + [GENERIC_EE_RESULT] =3D GENMASK(7, 5), + /* Bits 8-31 reserved */ +}; + +REG_FIELDS(CNTXT_SCRATCH_0, cntxt_scratch_0, 0x00025400 + 0x12000 * GSI_EE= _AP); + +static const struct reg *reg_array[] =3D { + [INTER_EE_SRC_CH_IRQ_MSK] =3D ®_inter_ee_src_ch_irq_msk, + [INTER_EE_SRC_EV_CH_IRQ_MSK] =3D ®_inter_ee_src_ev_ch_irq_msk, + [CH_C_CNTXT_0] =3D ®_ch_c_cntxt_0, + [CH_C_CNTXT_1] =3D ®_ch_c_cntxt_1, + [CH_C_CNTXT_2] =3D ®_ch_c_cntxt_2, + [CH_C_CNTXT_3] =3D ®_ch_c_cntxt_3, + [CH_C_QOS] =3D ®_ch_c_qos, + [CH_C_SCRATCH_0] =3D ®_ch_c_scratch_0, + [CH_C_SCRATCH_1] =3D ®_ch_c_scratch_1, + [CH_C_SCRATCH_2] =3D ®_ch_c_scratch_2, + [CH_C_SCRATCH_3] =3D ®_ch_c_scratch_3, + [EV_CH_E_CNTXT_0] =3D ®_ev_ch_e_cntxt_0, + [EV_CH_E_CNTXT_1] =3D ®_ev_ch_e_cntxt_1, + [EV_CH_E_CNTXT_2] =3D ®_ev_ch_e_cntxt_2, + [EV_CH_E_CNTXT_3] =3D ®_ev_ch_e_cntxt_3, + [EV_CH_E_CNTXT_4] =3D ®_ev_ch_e_cntxt_4, + [EV_CH_E_CNTXT_8] =3D ®_ev_ch_e_cntxt_8, + [EV_CH_E_CNTXT_9] =3D ®_ev_ch_e_cntxt_9, + [EV_CH_E_CNTXT_10] =3D ®_ev_ch_e_cntxt_10, + [EV_CH_E_CNTXT_11] =3D ®_ev_ch_e_cntxt_11, + [EV_CH_E_CNTXT_12] =3D ®_ev_ch_e_cntxt_12, + [EV_CH_E_CNTXT_13] =3D ®_ev_ch_e_cntxt_13, + [EV_CH_E_SCRATCH_0] =3D ®_ev_ch_e_scratch_0, + [EV_CH_E_SCRATCH_1] =3D ®_ev_ch_e_scratch_1, + [CH_C_DOORBELL_0] =3D ®_ch_c_doorbell_0, + [EV_CH_E_DOORBELL_0] =3D ®_ev_ch_e_doorbell_0, + [GSI_STATUS] =3D ®_gsi_status, + [CH_CMD] =3D ®_ch_cmd, + [EV_CH_CMD] =3D ®_ev_ch_cmd, + [GENERIC_CMD] =3D ®_generic_cmd, + [HW_PARAM_2] =3D ®_hw_param_2, + [HW_PARAM_4] =3D ®_hw_param_4, + [CNTXT_TYPE_IRQ] =3D ®_cntxt_type_irq, + [CNTXT_TYPE_IRQ_MSK] =3D ®_cntxt_type_irq_msk, + [CNTXT_SRC_CH_IRQ] =3D ®_cntxt_src_ch_irq, + [CNTXT_SRC_CH_IRQ_MSK] =3D ®_cntxt_src_ch_irq_msk, + [CNTXT_SRC_CH_IRQ_CLR] =3D ®_cntxt_src_ch_irq_clr, + [CNTXT_SRC_EV_CH_IRQ] =3D ®_cntxt_src_ev_ch_irq, + [CNTXT_SRC_EV_CH_IRQ_MSK] =3D ®_cntxt_src_ev_ch_irq_msk, + [CNTXT_SRC_EV_CH_IRQ_CLR] =3D ®_cntxt_src_ev_ch_irq_clr, + [CNTXT_SRC_IEOB_IRQ] =3D ®_cntxt_src_ieob_irq, + [CNTXT_SRC_IEOB_IRQ_MSK] =3D ®_cntxt_src_ieob_irq_msk, + [CNTXT_SRC_IEOB_IRQ_CLR] =3D ®_cntxt_src_ieob_irq_clr, + [CNTXT_GLOB_IRQ_STTS] =3D ®_cntxt_glob_irq_stts, + [CNTXT_GLOB_IRQ_EN] =3D ®_cntxt_glob_irq_en, + [CNTXT_GLOB_IRQ_CLR] =3D ®_cntxt_glob_irq_clr, + [CNTXT_GSI_IRQ_STTS] =3D ®_cntxt_gsi_irq_stts, + [CNTXT_GSI_IRQ_EN] =3D ®_cntxt_gsi_irq_en, + [CNTXT_GSI_IRQ_CLR] =3D ®_cntxt_gsi_irq_clr, + [CNTXT_INTSET] =3D ®_cntxt_intset, + [ERROR_LOG] =3D ®_error_log, + [ERROR_LOG_CLR] =3D ®_error_log_clr, + [CNTXT_SCRATCH_0] =3D ®_cntxt_scratch_0, +}; + +const struct regs gsi_regs_v5_0 =3D { + .reg_count =3D ARRAY_SIZE(reg_array), + .reg =3D reg_array, +}; --=20 2.34.1 From nobody Tue Feb 10 18:36:11 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8D92EC7619A for ; Mon, 20 Mar 2023 20:25:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229950AbjCTUZd (ORCPT ); Mon, 20 Mar 2023 16:25:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45376 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229968AbjCTUZC (ORCPT ); Mon, 20 Mar 2023 16:25:02 -0400 Received: from mail-qv1-xf2b.google.com (mail-qv1-xf2b.google.com [IPv6:2607:f8b0:4864:20::f2b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0C20BB471 for ; Mon, 20 Mar 2023 13:24:57 -0700 (PDT) Received: by mail-qv1-xf2b.google.com with SMTP id 59so2505490qva.11 for ; Mon, 20 Mar 2023 13:24:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1679343896; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8OQxDG5amR5cswHb/RAqeiUTnzI2VXZp+SKvSyTSD3s=; b=Ypcgr8kOGa45535sIAt6r0aleuaMi/tF3sj4Tka4hpSYifTF00rI+gRqTuXKo7HX/K Rrpw1/IxDoKKWopQHaVSEwycDB/1v/YvxZPJU5j3RUnfYzf43YhGVAI4LXuS/6ByAcqI 5npJmvEXxQv0wlwzAyPxVnnew04NGsXh7Rc3mlTBfd5Sbb3+5sjGyWSZ3IvsAl2LjX3A /PIjH8c/oghcUndkYtXUAS+aJh9p/DT/fR0QuIoE5vic7oy1UwSQi8zbYhIyq3sHrm8/ tC8Dne9h3L2tJP5/1nYpTVscrHRFLHuZ4Wc0HKNZagzrxDI38OFZLZtZ5gzPeAA8Hx1a f5EA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679343896; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8OQxDG5amR5cswHb/RAqeiUTnzI2VXZp+SKvSyTSD3s=; b=20VaVyaoV77v9pl8iA3kLz90wdLzlnIsBy9FnGJF8PiY1UttQzZl81GT1GKs23Epag sD2+SVp08R6rURLSCvPCXAmYU4+EpkkZnRVE7ecP9bvYwSRMEAnmtkGEAsgiZIEx/saa 0Q1D7smrJuSbYa9mZ5gttlMrdurSLODdLK4vskwMT0QydaFAK+cSL+vGVC2gYd2XuvZM ec8/snVZlqzWSBaOgEhqFzvFy8fcPlMPj9TEv91Bapp31r2cktR/MgMa0z9jW/IOOmR2 utB+nqdoXEHGiBqZOP25/EhQ41j8oI7W1crLtA4XFS7fpzBaju2Yw1pTKHt8qp0HfThP sHww== X-Gm-Message-State: AO0yUKXciqLmD611pgJGKnx5bhPXTCqhgmB3iEl+Y3Y/QpheD2yDoOWf K7bUqKmimsDj2HmOuUiy1P7iRA== X-Google-Smtp-Source: AK7set8ckFtGA8Wk+MsGNUxAUr0+NgORHlYoBV3qKrOAAta4/pHxH0XT8sM9GhUfXuMa+g7prrvWtw== X-Received: by 2002:a05:6214:2485:b0:5b1:9c9f:d4d6 with SMTP id gi5-20020a056214248500b005b19c9fd4d6mr334222qvb.37.1679343895898; Mon, 20 Mar 2023 13:24:55 -0700 (PDT) Received: from localhost.localdomain ([98.61.227.136]) by smtp.gmail.com with ESMTPSA id d184-20020a3768c1000000b0074688c36facsm2568371qkc.56.2023.03.20.13.24.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Mar 2023 13:24:55 -0700 (PDT) From: Alex Elder To: davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com Cc: caleb.connolly@linaro.org, mka@chromium.org, evgreen@chromium.org, andersson@kernel.org, quic_cpratapa@quicinc.com, quic_avuyyuru@quicinc.com, quic_jponduru@quicinc.com, quic_subashab@quicinc.com, elder@kernel.org, netdev@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH net-next 3/3] net: ipa: add IPA v5.0 configuration data Date: Mon, 20 Mar 2023 15:24:47 -0500 Message-Id: <20230320202447.2048016-4-elder@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230320202447.2048016-1-elder@linaro.org> References: <20230320202447.2048016-1-elder@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add the configuration data required for IPA v5.0, which is used in the SDX65 SoC. Signed-off-by: Alex Elder --- drivers/net/ipa/data/ipa_data-v5.0.c | 481 +++++++++++++++++++++++++++ drivers/net/ipa/ipa_data.h | 3 +- drivers/net/ipa/ipa_main.c | 6 +- 3 files changed, 488 insertions(+), 2 deletions(-) create mode 100644 drivers/net/ipa/data/ipa_data-v5.0.c diff --git a/drivers/net/ipa/data/ipa_data-v5.0.c b/drivers/net/ipa/data/ip= a_data-v5.0.c new file mode 100644 index 0000000000000..4d8171dae4cd7 --- /dev/null +++ b/drivers/net/ipa/data/ipa_data-v5.0.c @@ -0,0 +1,481 @@ +// SPDX-License-Identifier: GPL-2.0 + +/* Copyright (C) 2023 Linaro Ltd. */ + +#include + +#include "../gsi.h" +#include "../ipa_data.h" +#include "../ipa_endpoint.h" +#include "../ipa_mem.h" + +/** enum ipa_resource_type - IPA resource types for an SoC having IPA v5.0= */ +enum ipa_resource_type { + /* Source resource types; first must have value 0 */ + IPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS =3D 0, + IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS, + IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF, + IPA_RESOURCE_TYPE_SRC_HPS_DMARS, + IPA_RESOURCE_TYPE_SRC_ACK_ENTRIES, + + /* Destination resource types; first must have value 0 */ + IPA_RESOURCE_TYPE_DST_DATA_SECTORS =3D 0, + IPA_RESOURCE_TYPE_DST_DPS_DMARS, + IPA_RESOURCE_TYPE_DST_ULSO_SEGMENTS, +}; + +/* Resource groups used for an SoC having IPA v5.0 */ +enum ipa_rsrc_group_id { + /* Source resource group identifiers */ + IPA_RSRC_GROUP_SRC_UL =3D 0, + IPA_RSRC_GROUP_SRC_DL, + IPA_RSRC_GROUP_SRC_UNUSED_2, + IPA_RSRC_GROUP_SRC_UNUSED_3, + IPA_RSRC_GROUP_SRC_URLLC, + IPA_RSRC_GROUP_SRC_U_RX_QC, + IPA_RSRC_GROUP_SRC_COUNT, /* Last in set; not a source group */ + + /* Destination resource group identifiers */ + IPA_RSRC_GROUP_DST_UL =3D 0, + IPA_RSRC_GROUP_DST_DL, + IPA_RSRC_GROUP_DST_DMA, + IPA_RSRC_GROUP_DST_QDSS, + IPA_RSRC_GROUP_DST_CV2X, + IPA_RSRC_GROUP_DST_UC, + IPA_RSRC_GROUP_DST_DRB_IP, + IPA_RSRC_GROUP_DST_COUNT, /* Last; not a destination group */ +}; + +/* QSB configuration data for an SoC having IPA v5.0 */ +static const struct ipa_qsb_data ipa_qsb_data[] =3D { + [IPA_QSB_MASTER_DDR] =3D { + .max_writes =3D 0, + .max_reads =3D 0, /* no limit (hardware max) */ + .max_reads_beats =3D 0, + }, + [IPA_QSB_MASTER_PCIE] =3D { + .max_writes =3D 0, + .max_reads =3D 0, /* no limit (hardware max) */ + .max_reads_beats =3D 0, + }, +}; + +/* Endpoint configuration data for an SoC having IPA v5.0 */ +static const struct ipa_gsi_endpoint_data ipa_gsi_endpoint_data[] =3D { + [IPA_ENDPOINT_AP_COMMAND_TX] =3D { + .ee_id =3D GSI_EE_AP, + .channel_id =3D 12, + .endpoint_id =3D 14, + .toward_ipa =3D true, + .channel =3D { + .tre_count =3D 256, + .event_count =3D 256, + .tlv_count =3D 20, + }, + .endpoint =3D { + .config =3D { + .resource_group =3D IPA_RSRC_GROUP_SRC_UL, + .dma_mode =3D true, + .dma_endpoint =3D IPA_ENDPOINT_AP_LAN_RX, + .tx =3D { + .seq_type =3D IPA_SEQ_DMA, + }, + }, + }, + }, + [IPA_ENDPOINT_AP_LAN_RX] =3D { + .ee_id =3D GSI_EE_AP, + .channel_id =3D 13, + .endpoint_id =3D 16, + .toward_ipa =3D false, + .channel =3D { + .tre_count =3D 256, + .event_count =3D 256, + .tlv_count =3D 9, + }, + .endpoint =3D { + .config =3D { + .resource_group =3D IPA_RSRC_GROUP_DST_UL, + .aggregation =3D true, + .status_enable =3D true, + .rx =3D { + .buffer_size =3D 8192, + .pad_align =3D ilog2(sizeof(u32)), + .aggr_time_limit =3D 500, + }, + }, + }, + }, + [IPA_ENDPOINT_AP_MODEM_TX] =3D { + .ee_id =3D GSI_EE_AP, + .channel_id =3D 11, + .endpoint_id =3D 2, + .toward_ipa =3D true, + .channel =3D { + .tre_count =3D 512, + .event_count =3D 512, + .tlv_count =3D 25, + }, + .endpoint =3D { + .filter_support =3D true, + .config =3D { + .resource_group =3D IPA_RSRC_GROUP_SRC_UL, + .checksum =3D true, + .qmap =3D true, + .status_enable =3D true, + .tx =3D { + .seq_type =3D IPA_SEQ_2_PASS_SKIP_LAST_UC, + .status_endpoint =3D + IPA_ENDPOINT_MODEM_AP_RX, + }, + }, + }, + }, + [IPA_ENDPOINT_AP_MODEM_RX] =3D { + .ee_id =3D GSI_EE_AP, + .channel_id =3D 1, + .endpoint_id =3D 23, + .toward_ipa =3D false, + .channel =3D { + .tre_count =3D 256, + .event_count =3D 256, + .tlv_count =3D 9, + }, + .endpoint =3D { + .config =3D { + .resource_group =3D IPA_RSRC_GROUP_DST_DL, + .checksum =3D true, + .qmap =3D true, + .aggregation =3D true, + .rx =3D { + .buffer_size =3D 8192, + .aggr_time_limit =3D 500, + .aggr_close_eof =3D true, + }, + }, + }, + }, + [IPA_ENDPOINT_MODEM_AP_TX] =3D { + .ee_id =3D GSI_EE_MODEM, + .channel_id =3D 0, + .endpoint_id =3D 12, + .toward_ipa =3D true, + .endpoint =3D { + .filter_support =3D true, + }, + }, + [IPA_ENDPOINT_MODEM_AP_RX] =3D { + .ee_id =3D GSI_EE_MODEM, + .channel_id =3D 7, + .endpoint_id =3D 21, + .toward_ipa =3D false, + }, + [IPA_ENDPOINT_MODEM_DL_NLO_TX] =3D { + .ee_id =3D GSI_EE_MODEM, + .channel_id =3D 2, + .endpoint_id =3D 15, + .toward_ipa =3D true, + .endpoint =3D { + .filter_support =3D true, + }, + }, +}; + +/* Source resource configuration data for an SoC having IPA v5.0 */ +static const struct ipa_resource ipa_resource_src[] =3D { + [IPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS] =3D { + .limits[IPA_RSRC_GROUP_SRC_UL] =3D { + .min =3D 3, .max =3D 9, + }, + .limits[IPA_RSRC_GROUP_SRC_DL] =3D { + .min =3D 4, .max =3D 10, + }, + .limits[IPA_RSRC_GROUP_SRC_URLLC] =3D { + .min =3D 1, .max =3D 63, + }, + .limits[IPA_RSRC_GROUP_SRC_U_RX_QC] =3D { + .min =3D 0, .max =3D 63, + }, + }, + [IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS] =3D { + .limits[IPA_RSRC_GROUP_SRC_UL] =3D { + .min =3D 9, .max =3D 9, + }, + .limits[IPA_RSRC_GROUP_SRC_DL] =3D { + .min =3D 12, .max =3D 12, + }, + .limits[IPA_RSRC_GROUP_SRC_URLLC] =3D { + .min =3D 10, .max =3D 10, + }, + }, + [IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF] =3D { + .limits[IPA_RSRC_GROUP_SRC_UL] =3D { + .min =3D 9, .max =3D 9, + }, + .limits[IPA_RSRC_GROUP_SRC_DL] =3D { + .min =3D 24, .max =3D 24, + }, + .limits[IPA_RSRC_GROUP_SRC_URLLC] =3D { + .min =3D 20, .max =3D 20, + }, + }, + [IPA_RESOURCE_TYPE_SRC_HPS_DMARS] =3D { + .limits[IPA_RSRC_GROUP_SRC_UL] =3D { + .min =3D 0, .max =3D 63, + }, + .limits[IPA_RSRC_GROUP_SRC_DL] =3D { + .min =3D 0, .max =3D 63, + }, + .limits[IPA_RSRC_GROUP_SRC_URLLC] =3D { + .min =3D 1, .max =3D 63, + }, + .limits[IPA_RSRC_GROUP_SRC_U_RX_QC] =3D { + .min =3D 0, .max =3D 63, + }, + }, + [IPA_RESOURCE_TYPE_SRC_ACK_ENTRIES] =3D { + .limits[IPA_RSRC_GROUP_SRC_UL] =3D { + .min =3D 22, .max =3D 22, + }, + .limits[IPA_RSRC_GROUP_SRC_DL] =3D { + .min =3D 16, .max =3D 16, + }, + .limits[IPA_RSRC_GROUP_SRC_URLLC] =3D { + .min =3D 16, .max =3D 16, + }, + }, +}; + +/* Destination resource configuration data for an SoC having IPA v5.0 */ +static const struct ipa_resource ipa_resource_dst[] =3D { + [IPA_RESOURCE_TYPE_DST_DATA_SECTORS] =3D { + .limits[IPA_RSRC_GROUP_DST_UL] =3D { + .min =3D 6, .max =3D 6, + }, + .limits[IPA_RSRC_GROUP_DST_DL] =3D { + .min =3D 5, .max =3D 5, + }, + .limits[IPA_RSRC_GROUP_DST_DRB_IP] =3D { + .min =3D 39, .max =3D 39, + }, + }, + [IPA_RESOURCE_TYPE_DST_DPS_DMARS] =3D { + .limits[IPA_RSRC_GROUP_DST_UL] =3D { + .min =3D 0, .max =3D 3, + }, + .limits[IPA_RSRC_GROUP_DST_DL] =3D { + .min =3D 0, .max =3D 3, + }, + }, + [IPA_RESOURCE_TYPE_DST_ULSO_SEGMENTS] =3D { + .limits[IPA_RSRC_GROUP_DST_UL] =3D { + .min =3D 0, .max =3D 63, + }, + .limits[IPA_RSRC_GROUP_DST_DL] =3D { + .min =3D 0, .max =3D 63, + }, + }, +}; + +/* Resource configuration data for an SoC having IPA v5.0 */ +static const struct ipa_resource_data ipa_resource_data =3D { + .rsrc_group_dst_count =3D IPA_RSRC_GROUP_DST_COUNT, + .rsrc_group_src_count =3D IPA_RSRC_GROUP_SRC_COUNT, + .resource_src_count =3D ARRAY_SIZE(ipa_resource_src), + .resource_src =3D ipa_resource_src, + .resource_dst_count =3D ARRAY_SIZE(ipa_resource_dst), + .resource_dst =3D ipa_resource_dst, +}; + +/* IPA-resident memory region data for an SoC having IPA v5.0 */ +static const struct ipa_mem ipa_mem_local_data[] =3D { + { + .id =3D IPA_MEM_UC_EVENT_RING, + .offset =3D 0x0000, + .size =3D 0x1000, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_UC_SHARED, + .offset =3D 0x1000, + .size =3D 0x0080, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_UC_INFO, + .offset =3D 0x1080, + .size =3D 0x0200, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_V4_FILTER_HASHED, + .offset =3D 0x1288, + .size =3D 0x0078, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V4_FILTER, + .offset =3D 0x1308, + .size =3D 0x0078, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V6_FILTER_HASHED, + .offset =3D 0x1388, + .size =3D 0x0078, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V6_FILTER, + .offset =3D 0x1408, + .size =3D 0x0078, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V4_ROUTE_HASHED, + .offset =3D 0x1488, + .size =3D 0x0098, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V4_ROUTE, + .offset =3D 0x1528, + .size =3D 0x0098, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V6_ROUTE_HASHED, + .offset =3D 0x15c8, + .size =3D 0x0098, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_V6_ROUTE, + .offset =3D 0x1668, + .size =3D 0x0098, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_MODEM_HEADER, + .offset =3D 0x1708, + .size =3D 0x0240, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_AP_HEADER, + .offset =3D 0x1948, + .size =3D 0x01e0, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_MODEM_PROC_CTX, + .offset =3D 0x1b40, + .size =3D 0x0b20, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_AP_PROC_CTX, + .offset =3D 0x2660, + .size =3D 0x0200, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_STATS_QUOTA_MODEM, + .offset =3D 0x2868, + .size =3D 0x0060, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_STATS_QUOTA_AP, + .offset =3D 0x28c8, + .size =3D 0x0048, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_AP_V4_FILTER, + .offset =3D 0x2918, + .size =3D 0x0118, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_AP_V6_FILTER, + .offset =3D 0x2aa0, + .size =3D 0x0228, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_STATS_FILTER_ROUTE, + .offset =3D 0x2cd0, + .size =3D 0x0ba0, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_STATS_DROP, + .offset =3D 0x3870, + .size =3D 0x0020, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_MODEM, + .offset =3D 0x3898, + .size =3D 0x0d48, + .canary_count =3D 2, + }, + { + .id =3D IPA_MEM_NAT_TABLE, + .offset =3D 0x45e0, + .size =3D 0x0900, + .canary_count =3D 0, + }, + { + .id =3D IPA_MEM_PDN_CONFIG, + .offset =3D 0x4ee8, + .size =3D 0x0100, + .canary_count =3D 2, + }, +}; + +/* Memory configuration data for an SoC having IPA v5.0 */ +static const struct ipa_mem_data ipa_mem_data =3D { + .local_count =3D ARRAY_SIZE(ipa_mem_local_data), + .local =3D ipa_mem_local_data, + .imem_addr =3D 0x14688000, + .imem_size =3D 0x00003000, + .smem_id =3D 497, + .smem_size =3D 0x00009000, +}; + +/* Interconnect rates are in 1000 byte/second units */ +static const struct ipa_interconnect_data ipa_interconnect_data[] =3D { + { + .name =3D "memory", + .peak_bandwidth =3D 1900000, /* 1.9 GBps */ + .average_bandwidth =3D 600000, /* 600 MBps */ + }, + /* Average rate is unused for the next interconnect */ + { + .name =3D "config", + .peak_bandwidth =3D 76800, /* 76.8 MBps */ + .average_bandwidth =3D 0, /* unused */ + }, +}; + +/* Clock and interconnect configuration data for an SoC having IPA v5.0 */ +static const struct ipa_power_data ipa_power_data =3D { + .core_clock_rate =3D 120 * 1000 * 1000, /* Hz */ + .interconnect_count =3D ARRAY_SIZE(ipa_interconnect_data), + .interconnect_data =3D ipa_interconnect_data, +}; + +/* Configuration data for an SoC having IPA v5.0. */ +const struct ipa_data ipa_data_v5_0 =3D { + .version =3D IPA_VERSION_5_0, + .qsb_count =3D ARRAY_SIZE(ipa_qsb_data), + .qsb_data =3D ipa_qsb_data, + .modem_route_count =3D 11, + .endpoint_count =3D ARRAY_SIZE(ipa_gsi_endpoint_data), + .endpoint_data =3D ipa_gsi_endpoint_data, + .resource_data =3D &ipa_resource_data, + .mem_data =3D &ipa_mem_data, + .power_data =3D &ipa_power_data, +}; diff --git a/drivers/net/ipa/ipa_data.h b/drivers/net/ipa/ipa_data.h index 818e64114ed50..ce82b00fdc498 100644 --- a/drivers/net/ipa/ipa_data.h +++ b/drivers/net/ipa/ipa_data.h @@ -1,7 +1,7 @@ /* SPDX-License-Identifier: GPL-2.0 */ =20 /* Copyright (c) 2012-2018, The Linux Foundation. All rights reserved. - * Copyright (C) 2019-2022 Linaro Ltd. + * Copyright (C) 2019-2023 Linaro Ltd. */ #ifndef _IPA_DATA_H_ #define _IPA_DATA_H_ @@ -249,5 +249,6 @@ extern const struct ipa_data ipa_data_v4_5; extern const struct ipa_data ipa_data_v4_7; extern const struct ipa_data ipa_data_v4_9; extern const struct ipa_data ipa_data_v4_11; +extern const struct ipa_data ipa_data_v5_0; =20 #endif /* _IPA_DATA_H_ */ diff --git a/drivers/net/ipa/ipa_main.c b/drivers/net/ipa/ipa_main.c index 4cc8d8d6bc9b7..6a2f2fc2f501e 100644 --- a/drivers/net/ipa/ipa_main.c +++ b/drivers/net/ipa/ipa_main.c @@ -285,7 +285,7 @@ static void ipa_hardware_config_comp(struct ipa *ipa) } else if (ipa->version < IPA_VERSION_4_5) { val |=3D reg_bit(reg, GSI_MULTI_AXI_MASTERS_DIS); } else { - /* For IPA v4.5 FULL_FLUSH_WAIT_RS_CLOSURE_EN is 0 */ + /* For IPA v4.5+ FULL_FLUSH_WAIT_RS_CLOSURE_EN is 0 */ } =20 val |=3D reg_bit(reg, GSI_MULTI_INORDER_RD_DIS); @@ -684,6 +684,10 @@ static const struct of_device_id ipa_match[] =3D { .compatible =3D "qcom,sc7280-ipa", .data =3D &ipa_data_v4_11, }, + { + .compatible =3D "qcom,sdx65-ipa", + .data =3D &ipa_data_v5_0, + }, { }, }; MODULE_DEVICE_TABLE(of, ipa_match); --=20 2.34.1