From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4F8FDC76188 for ; Fri, 10 Mar 2023 19:07:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231328AbjCJTHI (ORCPT ); Fri, 10 Mar 2023 14:07:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36894 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231179AbjCJTG4 (ORCPT ); Fri, 10 Mar 2023 14:06:56 -0500 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2041.outbound.protection.outlook.com [40.107.93.41]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 32C8B1314C8; Fri, 10 Mar 2023 11:06:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=inJ/EwR3hijHUUCtMHwxFW+aQVHsHvsTCQ23QgYHkJW5gfT6iE+3Q65q4X+zlSgX7ZaabCrmELBNgT1ULERopbF7oMsqChxete1ippeIjALs7annfPB6WUGhXYXM21i7Srb4Lh4cYEEwhzT9xzR0h5sW0TmAsW5YAnLy+786tPNREKCngymuTbwdx9pDgWjZk+ES7UbrCchs0LsgHz9rbd49azQ2OdpyQWUqB+qHaHVzh7JbW7h6mYlr7x3sfZJ6HfhRR56Dxyb1pV519bTweGAZ7Zl8wo25Xuv97u8jMccCh2Y1Nfa85gRH+1jX5X+dZ9qmOfPtYjIyeVKYuDQvjQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kStb/h2bxxTnpUoG8mlerqt8YY7TMtzqPvYaHaQ0ccE=; b=gYuAUmLLYo59+GIYa91u7ODKK1ImnY34iMUTBAw5EC4/+W1GvVORoGvc/qbUX/YupeHWPNsHqHD1VUdeK2IvjrIYw8bHvGtA9tBD2phv3aAobVwbkz0sjvwXxg7bLU1aU2aUDLPt4ko3YOk+6+leZ/007ahJgdc9ak6WxvjOcZDIk370M5csfFeCLQ4IhgkvRWaMuFvbhBeIgZwiqD/LaLrrx8Hq0TU/85dhmGSuakWezsJaN6R7sk+fUfCgNxrC/YlqHVxAbAoR5WlvgVR5/NZqSEqW5RJKYStpTMvrY9AJf9pi11kaDCIqb57bZwqX33Mp1DK/kfclEA3qGooqYQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kStb/h2bxxTnpUoG8mlerqt8YY7TMtzqPvYaHaQ0ccE=; b=DeWTnhAr8KU2+nl3RT15XaQmsKf2uR/QO8QZa6Nh/xPVa7LhZlT01cbVuZ+sIohPRewmLLaNJYhNYOR6yyyNZVsCc6VggDH9SKhtavqmLIdYef2D5it5qafivXuR9eCrTcjjNEgGMJUKvjte+yng9a6eQdtapiqBoUi227JS7b3oZ2E7DEOsfj5jV+pLbra+tMPP7mvgR5qpVMAZi3tAR1WT6dhQpS1MUXi7JIbouTJDa6MSCdA8Pb0StnCiCGZUyjFQ6eDTklOUET0zH9u5qoHuKz2ST5AFQ0r5zVOIe4VB00Qn2gFD8XDLRLPBsk3ZpCy9uauG0gJR4oxYpWqxTA== Received: from MW4PR03CA0323.namprd03.prod.outlook.com (2603:10b6:303:dd::28) by DM6PR12MB4976.namprd12.prod.outlook.com (2603:10b6:5:1ba::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:51 +0000 Received: from CO1NAM11FT085.eop-nam11.prod.protection.outlook.com (2603:10b6:303:dd:cafe::79) by MW4PR03CA0323.outlook.office365.com (2603:10b6:303:dd::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19 via Frontend Transport; Fri, 10 Mar 2023 19:06:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1NAM11FT085.mail.protection.outlook.com (10.13.174.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.20 via Frontend Transport; Fri, 10 Mar 2023 19:06:51 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:38 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:38 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:38 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 1/6] MAINTAINERS: Add HTE/timestamp subsystem details Date: Fri, 10 Mar 2023 11:06:29 -0800 Message-ID: <20230310190634.5053-2-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT085:EE_|DM6PR12MB4976:EE_ X-MS-Office365-Filtering-Correlation-Id: fce32ede-6c9e-44fd-61c3-08db219a9afd X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: E6IkMX4Z4rCliHBntxboqwo6foFLKsZ5RbI9/a/HtPOx89DKpAhuKjrcrVhp0IgUvkxKjChuz0dBmIG1oFOS1jtcCXVm7ZMT07nemYmVDoEAENwlixrzKPN8W4md3MS2HQN4ABs1bF+m9Tkwumexe7fV7WZeCseKXe7DBRJj4FWQM5k9NGDBEG23hvB3pRBKtSryOyKuFRGzbm6CxufP7f6RMPAQp/I7A24N1GCdO2E9R2DWCLyzVLOwlHSLwWhZGdV6wbBCa7XwFyXRiOTQvZYFtJUKejHXXlmk/t3MoAl77KEkJ7QRplRclUM95jGRH3vjvB6tKQ4xw3b1PVsjd0liY+CxDagCfkapWOeb1tem+5ldXXCSpYbV0QbHgVtQKEO/aIplmU7mOLycmvB6nGWTirKWAXtunDT9kq3M9mFGEJa4at6vOWvr1K65zjcX6zO+JatMH2Ta0UApS4bgF8kwOHIMWdHdiVUmKBopNPX2I7o1ChOKeoQPrxHSWjs2s3MH85tlVSQrVEGXcuaoASCfNBxeIblrsecGrtL6el2kLqY1jpvIqOo9vIv6swlboBsmUisYBotG9El1jp96piQzIJEJjNLS9fIj+Kk+OPA0A3B/jM8a7n6R0/JapYgghT3qzICqbz2Hh/2q0pE0iRxxwxqJ6tL8LdSf+ekRm2WQWeQzp4vM7eyHT1xsA3kAXP+d9Z69Tro7iYxsDAk7Da0thG2P/oeArQA5MWuTQxbCQaFVvo75kcrrPPjavm3mSy2iAaJSimZpK4dplWKpiGqXlC3J2pj00vThNZhKusa+cGW97uapIaI+dFoWvOJSNDmxaWGqnDYl6CuKKsgvGA== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(136003)(346002)(396003)(376002)(39860400002)(451199018)(46966006)(36840700001)(186003)(26005)(356005)(921005)(2906002)(82740400003)(4744005)(1076003)(2616005)(7636003)(8676002)(7416002)(6666004)(5660300002)(8936002)(107886003)(36860700001)(47076005)(336012)(4326008)(426003)(41300700001)(86362001)(966005)(82310400005)(70586007)(70206006)(40480700001)(478600001)(316002)(36756003)(7696005)(110136005)(2101003)(83996005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:51.0471 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fce32ede-6c9e-44fd-61c3-08db219a9afd X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT085.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4976 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add tree, mailing list and patchwork details. Signed-off-by: Dipen Patel Acked-by: Thierry Reding --- MAINTAINERS | 3 +++ 1 file changed, 3 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 8d5bc223f305..65b58963f0d2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -9425,6 +9425,9 @@ F: drivers/input/touchscreen/htcpen.c =20 HTE SUBSYSTEM M: Dipen Patel +L: timestamp@lists.linux.dev +T: git git://git.kernel.org/pub/scm/linux/kernel/git/pateldipen1984/linux.= git +Q: https://patchwork.kernel.org/project/timestamp/list/ S: Maintained F: Documentation/devicetree/bindings/timestamp/ F: Documentation/driver-api/hte/ --=20 2.17.1 From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BE3F2C76188 for ; Fri, 10 Mar 2023 19:06:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231197AbjCJTG6 (ORCPT ); Fri, 10 Mar 2023 14:06:58 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36698 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230350AbjCJTGu (ORCPT ); Fri, 10 Mar 2023 14:06:50 -0500 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2052.outbound.protection.outlook.com [40.107.244.52]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 17E7A1308FB; Fri, 10 Mar 2023 11:06:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YSEJbTfEm2rsLNFqtDhiahYXKq7C9nX5AnFHC20qzJiLTvOGJ1uRpZXirmQHDJcYX7QasLUGshEEyHpJ/dVEd1IUkFYn6HZG5WTAa6ZKLBXW0xedNADethDmNb2KaLbEtYGEOXQtnZrQx411ZT79IsigE0tI/43D6c/94U3ftk+CE8XxiA3+myHzJzGTMmEf9THaRRTWisELXwjeVVjpkztcPOnPUscBNRamYpsMiw9JQ5ExSzrakVVO+GYRSIco4QrMFy0xMS3WGQWBcvVKzuY0lENFaz1Yo2BjkapZkT4hybRu7GyJ3baxDYN+vjs0+XP8NyEsNkbm0m7r+4agDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=GjFx6t6ewKuT1HROZmJBJ4zFt63V8v16WCuDZSAYzhY=; b=MvUhZXpG0czXMB67hnVdqnZZuS6lUMjS5yBS8pTOneUTN1m6vAKuJDrvlsQsJBwz9ISxlpVCEqlfundpflNCqxV3pNWqH9SN99XOBh5IjvX224uZCuwDrw++98aU7cSncbf2f3z+QejNF0F4RkxZ3fXi6CO2PujoDzQ05QpaDQQ6/oJyWJe4zjRbVMQV8MLvb5fswAPSCo725v6jW7PfOr/S5PlmRILlvxjaFyL5tB02uUWhQiG78JBbfzejGu4dpyfErrr3SJ89Kmk58gQe4G/5wfEOsFmmyzJFeRmQHSOfZ3kTxAg+ec42wZMwohzb5iautoNpP9g/iKjJDVX6xQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GjFx6t6ewKuT1HROZmJBJ4zFt63V8v16WCuDZSAYzhY=; b=IjsTctKaJtkGaijfW1rZ2oZQBmy2plpy0+DpYtM11Wacktdw4g7JomygW3WLsyUr2Ap9sOdwGBYHIkB+AJm4PaR3qCxbcz4FFGquITGYk/UelqYthNFQv/ogT/gpdthj+/5u6XRcMEHrC2XklAjyrxcTHlsMfwIKCG9QebqdAtYw2p32llAcgzsV0B/JD6B7UeUOWF3ZAesDultw1Qq1XC+hl0QMO/7ovPGvX0/yUErycCkHcl8HIcea5XKm7ZlIQGCb/Ep4iLN722Tz+XkEeTh7WAS6xYi1HV7aHIftJNlHWCqJ4EvVAyw/06X47p9kjyJqphe8TmBVg6+aquBgKQ== Received: from MW4PR04CA0257.namprd04.prod.outlook.com (2603:10b6:303:88::22) by PH7PR12MB7234.namprd12.prod.outlook.com (2603:10b6:510:205::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:46 +0000 Received: from CO1NAM11FT101.eop-nam11.prod.protection.outlook.com (2603:10b6:303:88:cafe::ce) by MW4PR04CA0257.outlook.office365.com (2603:10b6:303:88::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19 via Frontend Transport; Fri, 10 Mar 2023 19:06:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1NAM11FT101.mail.protection.outlook.com (10.13.175.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.20 via Frontend Transport; Fri, 10 Mar 2023 19:06:46 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:39 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:39 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:38 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 2/6] dt-bindings: timestamp: Add Tegra234 support Date: Fri, 10 Mar 2023 11:06:30 -0800 Message-ID: <20230310190634.5053-3-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT101:EE_|PH7PR12MB7234:EE_ X-MS-Office365-Filtering-Correlation-Id: 4a2a12d1-aa95-474c-c35d-08db219a9859 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0LuXL6QZkZGpOchzl9frMhvOSPAUEpkbe2b10/xKEzJazqDh54TNklpqBXf2soHHt1uDobqATwahPgy3rbPBzbIRLKlagC5tsjDk7MQCRtGf7Rd1m1Vd1ZIbWa0duF2HUiHR5Y64u6fEqDLHDqWXB82eaSfjbOIlyZPL/mUMtf7WD2UL/tLXIfs1z6MdHcLh/pzgsS5FYqfHw543SbpeSHI9lxwYYumqCAh2OrIpyrqP3I1VApxtdpZfW5AV6Qqn1VLI8dLrJwb0DVr1cDYr0jt22Lg0zLprdxksMQW2JQPO1VOgLPTrtZjZ8yWpG8peznwhNub/gb8X3bCtwjffZD9iWISJHfVd0i2ko/MbIXQs33K4GPNFjNa6HnUNN3YR0XBa2Iy8xpIJgo618Utwylgi1WGm41E2zWgm/Vlp9z8q00RzjW8UvlcbFwYsUZ9mO9OKXt3Mvs1cG1aGmEz5exLxuBIgrcRTR5PZU1OHEeSv+buZ5I+Ih5yThavEftzy6kEvia6kR7ZcsxOsRtneGpTpXEauMKLl7lSRtkcoTUtzXnXr5z4MyLAgnIrBoPc6Qu0GLapyTs8kaAvJisHkWQC9FSYQc7nvvHVbvgxutX7TrQ2rSuvHmzZDjJNzx6DXkmQOqYJkRZ9W7PC0pRGAhsI8Z71gxka3jbwnXK9lpf//XoDgQu9iBMkgvHSyi4dWUJyMMQbQAFDGWzcpps1KuOQ9PYUgF9ink2xWoXOgWhCiIM85q7/25nfxe/1G4DuKY682Otxz04cHwV3ryUOVdDi1IkiNenF2KJSkBScioQpJREqyD17IXrTVIJ3veiy4ZKf8pHkWmF+EaxHcqW/kpB/GFFGa+Gmp2yvjqhrR6A637gfUh0NLu3tejdrFzSRCs945V0GeU5tPd62p/PliZA== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(39860400002)(346002)(136003)(396003)(376002)(451199018)(46966006)(40470700004)(36840700001)(26005)(966005)(107886003)(1076003)(7696005)(2616005)(83380400001)(426003)(186003)(6666004)(336012)(316002)(70586007)(8676002)(70206006)(110136005)(36860700001)(8936002)(7636003)(82740400003)(41300700001)(5660300002)(4326008)(7416002)(2906002)(47076005)(921005)(356005)(82310400005)(86362001)(478600001)(40460700003)(40480700001)(36756003)(83996005)(2101003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:46.6663 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4a2a12d1-aa95-474c-c35d-08db219a9859 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT101.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB7234 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Added timestamp provider support for the Tegra234 in devicetree bindings. In addition, it addresses review comments from the previous review round as follows: - Removes nvidia,slices property. This was not necessary as it is a constant value and can be hardcoded inside the driver code. - Adds nvidia,gpio-controller property. This simplifies how GTE driver retrieves GPIO controller instance, see below explanation. Without this property code would look like: if (of_device_is_compatible(dev->of_node, "nvidia,tegra194-gte-aon")) hte_dev->c =3D gpiochip_find("tegra194-gpio-aon", tegra_get_gpiochip_from_name); else if (of_device_is_compatible(dev->of_node, "nvidia,tegra234-gte-aon")) hte_dev->c =3D gpiochip_find("tegra234-gpio-aon", tegra_get_gpiochip_from_name); else return -ENODEV; This means for every future addition of the compatible string, if else condition statements have to be expanded. With the property: gpio_ctrl =3D of_parse_phandle(dev->of_node, "nvidia,gpio-controller", 0); .... hte_dev->c =3D gpiochip_find(gpio_ctrl, tegra_get_gpiochip_from_of_node); We haven't technically started making use of these bindings, so backwards-compatibility shouldn't be an issue yet. Signed-off-by: Dipen Patel --- v2: - Removed nvidia,slices property - Added nvidia,gpio-controller based on review comments from Thierry, this will help simplify the hte provider driver. v3: - Explained changes in detail in commit message - Added allOf section per review comment .../timestamp/nvidia,tegra194-hte.yaml | 31 ++++++++++++------- 1 file changed, 20 insertions(+), 11 deletions(-) diff --git a/Documentation/devicetree/bindings/timestamp/nvidia,tegra194-ht= e.yaml b/Documentation/devicetree/bindings/timestamp/nvidia,tegra194-hte.ya= ml index c31e207d1652..eb904ac2f331 100644 --- a/Documentation/devicetree/bindings/timestamp/nvidia,tegra194-hte.yaml +++ b/Documentation/devicetree/bindings/timestamp/nvidia,tegra194-hte.yaml @@ -4,7 +4,7 @@ $id: http://devicetree.org/schemas/timestamp/nvidia,tegra194-hte.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Tegra194 on chip generic hardware timestamping engine (HTE) +title: Tegra on chip generic hardware timestamping engine (HTE) provider =20 maintainers: - Dipen Patel @@ -23,6 +23,8 @@ properties: enum: - nvidia,tegra194-gte-aon - nvidia,tegra194-gte-lic + - nvidia,tegra234-gte-aon + - nvidia,tegra234-gte-lic =20 reg: maxItems: 1 @@ -38,14 +40,11 @@ properties: minimum: 1 maximum: 256 =20 - nvidia,slices: - $ref: /schemas/types.yaml#/definitions/uint32 + nvidia,gpio-controller: + $ref: /schemas/types.yaml#/definitions/phandle description: - HTE lines are arranged in 32 bit slice where each bit represents dif= ferent - line/signal that it can enable/configure for the timestamp. It is u32 - property and depends on the HTE instance in the chip. The value 3 is= for - GPIO GTE and 11 for IRQ GTE. - enum: [3, 11] + The phandle to AON gpio controller instance. This is required to han= dle + namespace conversion between GPIO and GTE. =20 '#timestamp-cells': description: @@ -59,9 +58,20 @@ required: - compatible - reg - interrupts - - nvidia,slices - "#timestamp-cells" =20 +allOf: + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra194-gte-aon + - nvidia,tegra234-gte-aon + then: + required: + - nvidia,gpio-controller + additionalProperties: false =20 examples: @@ -71,7 +81,7 @@ examples: reg =3D <0xc1e0000 0x10000>; interrupts =3D <0 13 0x4>; nvidia,int-threshold =3D <1>; - nvidia,slices =3D <3>; + nvidia,gpio-controller =3D <&gpio_aon>; #timestamp-cells =3D <1>; }; =20 @@ -81,7 +91,6 @@ examples: reg =3D <0x3aa0000 0x10000>; interrupts =3D <0 11 0x4>; nvidia,int-threshold =3D <1>; - nvidia,slices =3D <11>; #timestamp-cells =3D <1>; }; =20 --=20 2.17.1 From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7AB2DC6FD19 for ; Fri, 10 Mar 2023 19:07:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230297AbjCJTHL (ORCPT ); Fri, 10 Mar 2023 14:07:11 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37020 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231204AbjCJTG6 (ORCPT ); Fri, 10 Mar 2023 14:06:58 -0500 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2051.outbound.protection.outlook.com [40.107.223.51]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F2B04131330; Fri, 10 Mar 2023 11:06:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YePONIdmBl9/8Ch6EtVP3j6O42Bvz5DAXCpaZwwVA05nbEj5AkyfdbnqO8mF//CiXwjxfEkSWFd/Nm1ydjjEokxEwTZul36z/qSYBWaq4ZOLEGa6W0yX+nhHc07B4dVnY+3ezxe1RqaQM5Mb3aHDUvBjZyP2xuy1WJQroKKEt7EzU5duxIyCbpqVeiNJJ795NJVtI+XSqOWJkMeBrgnbaeaf/I+Q8CK6++bFshW2HTAfLFTpNO8fYSa0lv7oSq2g5vJPHPUHMmYvTgEiFTCDoF/GbeVOzkLdML1DUN+oFTrkrIQmkg1LDluVsPSQKdfJ9tTOr6frJKdubK8M8vjgOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=GjbHZfAEXm7Tpt9u32Vn9q9T4Up+3nN7WFwlqHYtLGs=; b=L2Bj93+UQzt37gnk+FM4cmTosVWg/YBT+XaoEiyYTMZf4OpLeHemOW7hQNg5DFCXlJmKUMTwa5doQUkm8DvTu+siuA7yaW3o6Mp5N8d4RR+cqlfRVskGsz158+k35J/NWBRrqeV+8mBVXZRs5zeXC8hm5T81lGXwQofVmYee394btUU0VqR/9FoqpJ8lkVP3JCrt/FYhavSdDy7zOr4QfPuN34nPbwWk4l9m6DZXvD6NeROLEVy9OGKYjNF0E8HDKEmNxLgA7zALRn2ZcRHUYiKiiiJP4zDqD06woe6uxrZcWFhaT+DedmQ5v523c40djOGf/j2Atota1k8iWJSkYQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GjbHZfAEXm7Tpt9u32Vn9q9T4Up+3nN7WFwlqHYtLGs=; b=K4B721c7HSZUUNaSTZz4z7zvUEJdjhemmIdGP9M9SpMCjCFeehoZ7sZ/rMLuJdmtZA2EnLIs49/3rnpIbBvXdeRG/2GNmB1gaCqfE4V2yLp7g+KaVwvHsX0UmmJechWykrb1FKD5whkj508NpJd7ca8jsHHVROYt994yoB4HRYQwklL9/Vk6MfXuKDFXaXV3l5tne+DZ++vCqnTdmUv4tVG2f7kqXB745o5h3n9+00tqvaF5ixiOHqu723V5xhR7h2i/TRcGi/JW7P54jtT7ko3u25L3or09NYV+MjuotmUsfIwkB0RPgcaPiwSuJSQq71cWeQTNVLNK5o60O3X/tg== Received: from MW4PR03CA0320.namprd03.prod.outlook.com (2603:10b6:303:dd::25) by IA1PR12MB7712.namprd12.prod.outlook.com (2603:10b6:208:420::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:53 +0000 Received: from CO1NAM11FT085.eop-nam11.prod.protection.outlook.com (2603:10b6:303:dd:cafe::60) by MW4PR03CA0320.outlook.office365.com (2603:10b6:303:dd::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19 via Frontend Transport; Fri, 10 Mar 2023 19:06:52 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1NAM11FT085.mail.protection.outlook.com (10.13.174.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.20 via Frontend Transport; Fri, 10 Mar 2023 19:06:52 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:40 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:39 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:39 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 3/6] hte: Re-phrase tegra API document Date: Fri, 10 Mar 2023 11:06:31 -0800 Message-ID: <20230310190634.5053-4-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT085:EE_|IA1PR12MB7712:EE_ X-MS-Office365-Filtering-Correlation-Id: 41fdef68-452e-431b-da8e-08db219a9bfe X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: nAzyAvOGVjM/C+UY7DxsmvXJPiDjUuQHDJnSM7BwcT3ZxTfsGJ+oWs0lnYzoSGmoiAl1gpqRTgYr4XlU04Dp8gAaKi/vaV3/FdKLgtAZcL6L2MhNEXdusHyXY5sqdpy7W9ftkmXorrTEpmwtWujDe6+Ijg0ZvsruIQy5TUlcFgQrJqoUTCIIseTME3j+SlAHMunwk2Y8AS4zJz8IgNoScgnelWeScqbLbQK2OSSY5DzapnBP0WX85UuWnF6H+q9MubXRKaW5PFetWJveCR6Vc7ZsAJmJublXJ826lnb6qfM2nyxFHJR2QlcNYwlb4TQJY48Fjak39ZlV/Hrwy+6wYGNTbjvdbl89UzCrEk01tEXfjPJ4E+VyjYhSOd1JgBGli8JalgG5X0WNx28q1mGzxBpKFvsmuvin6kc7pB8Nz8yh1dWfuUi55+xTuiraXe/OV0gCX2IOaGZjmrW+CBYuuFwOZBq8Xdp1gwM5cyVok20KD7haQey1sSwuFJ+jZHmF/TBQB+nPDVNI8cRm2nmiq8VA9CcwPUCIkAJUOYFUz1fNizsuTBmVFnQ8qRdOx+0kgWmiTeYBvar9NAO+CXm2id6IbJvxTnQW4eHuyZMfKlLyYJHcyky8DojifWXm0YLG/VCiA+AfuCOT+PMsS/D1stZhQjp3fLYD/pr25PUQiFxQHhanEqyNf+V4n1rQDVIGy4KiMfWSPrlIskLhA0BX27x+7mMRmUS0H3RyZsldmM0RoRmybtZEahIW++0iO0ida3egfjj0o/kBruHcgO8nEv31mg6PQk4RW4Y85C8pwTigboryHyc+EPi2spYaMpnA X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(396003)(39860400002)(376002)(136003)(346002)(451199018)(40470700004)(36840700001)(46966006)(82310400005)(83380400001)(336012)(2616005)(47076005)(36860700001)(426003)(40460700003)(2906002)(86362001)(921005)(40480700001)(356005)(82740400003)(70586007)(7636003)(36756003)(70206006)(4326008)(316002)(8676002)(7416002)(5660300002)(8936002)(41300700001)(6666004)(107886003)(1076003)(186003)(110136005)(478600001)(7696005)(26005)(2101003)(83996005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:52.7189 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 41fdef68-452e-431b-da8e-08db219a9bfe X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT085.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB7712 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Make Tegra194 API document generic to make it applicable for current and future tegra hte providers. Signed-off-by: Dipen Patel --- Documentation/driver-api/hte/tegra194-hte.rst | 33 +++++++++---------- 1 file changed, 16 insertions(+), 17 deletions(-) diff --git a/Documentation/driver-api/hte/tegra194-hte.rst b/Documentation/= driver-api/hte/tegra194-hte.rst index f2d617265546..85e654772782 100644 --- a/Documentation/driver-api/hte/tegra194-hte.rst +++ b/Documentation/driver-api/hte/tegra194-hte.rst @@ -5,25 +5,25 @@ HTE Kernel provider driver =20 Description ----------- -The Nvidia tegra194 HTE provider driver implements two GTE -(Generic Timestamping Engine) instances: 1) GPIO GTE and 2) LIC -(Legacy Interrupt Controller) IRQ GTE. Both GTE instances get the -timestamp from the system counter TSC which has 31.25MHz clock rate, and t= he -driver converts clock tick rate to nanoseconds before storing it as timest= amp -value. +The Nvidia tegra HTE provider also known as GTE (Generic Timestamping Engi= ne) +driver implements two GTE instances: 1) GPIO GTE and 2) LIC +(Legacy Interrupt Controller) IRQ GTE. Both GTE instances get the timestamp +from the system counter TSC which has 31.25MHz clock rate, and the driver +converts clock tick rate to nanoseconds before storing it as timestamp val= ue. =20 GPIO GTE -------- =20 This GTE instance timestamps GPIO in real time. For that to happen GPIO -needs to be configured as input. The always on (AON) GPIO controller insta= nce -supports timestamping GPIOs in real time and it has 39 GPIO lines. The GPI= O GTE -and AON GPIO controller are tightly coupled as it requires very specific b= its -to be set in GPIO config register before GPIO GTE can be used, for that GP= IOLIB -adds two optional APIs as below. The GPIO GTE code supports both kernel -and userspace consumers. The kernel space consumers can directly talk to H= TE -subsystem while userspace consumers timestamp requests go through GPIOLIB = CDEV -framework to HTE subsystem. +needs to be configured as input. Only the always on (AON) GPIO controller +instance supports timestamping GPIOs in real time as it is tightly coupled= with +the GPIO GTE. To support this, GPIOLIB adds two optional APIs as mentioned +below. The GPIO GTE code supports both kernel and userspace consumers. The +kernel space consumers can directly talk to HTE subsystem while userspace +consumers timestamp requests go through GPIOLIB CDEV framework to HTE +subsystem. The hte devicetree binding described at +``Documentation/devicetree/bindings/timestamp`` provides an example of how= a +consumer can request an GPIO line. =20 See gpiod_enable_hw_timestamp_ns() and gpiod_disable_hw_timestamp_ns(). =20 @@ -34,9 +34,8 @@ returns the timestamp in nanoseconds. LIC (Legacy Interrupt Controller) IRQ GTE ----------------------------------------- =20 -This GTE instance timestamps LIC IRQ lines in real time. There are 352 IRQ -lines which this instance can add timestamps to in real time. The hte -devicetree binding described at ``Documentation/devicetree/bindings/timest= amp`` +This GTE instance timestamps LIC IRQ lines in real time. The hte devicetree +binding described at ``Documentation/devicetree/bindings/timestamp`` provides an example of how a consumer can request an IRQ line. Since it is= a one-to-one mapping with IRQ GTE provider, consumers can simply specify the= IRQ number that they are interested in. There is no userspace consumer support= for --=20 2.17.1 From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0EB42C76186 for ; Fri, 10 Mar 2023 19:07:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231232AbjCJTHW (ORCPT ); Fri, 10 Mar 2023 14:07:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37170 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231267AbjCJTHB (ORCPT ); Fri, 10 Mar 2023 14:07:01 -0500 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2079.outbound.protection.outlook.com [40.107.223.79]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6CEC91314F7; Fri, 10 Mar 2023 11:06:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XFHYIeGpz5zAOYEcmrEuRvyHHueBRfwR1m7O8ppqEaQNTfKB0FE/9Dc/lDUEJeWgPMKSmu4oyzOoBcQjhu2zkMSAFNOLFWX0abH9Wg54TICK4rpGIPa/9yZLAmoHX01xzbIz0hBamUer6EoOQWbN5eobzZt2cnukmTc/OfW8eXlItKKVKYp0PDJMiVGEFSWtlnx+C0dJTE58owii0Dnr/akw2y3guRIQIKDj4CHEyVyMI/AU+8qf1hzZaH6chhXFUkm2SuBPCeGom4ogd2LTtTcxVUajo00GcMIsWyN9d6tMkNIrKB1ScvbwdnPejcCMVf8YvsTNrvMd1BVZ90CRbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Xv7LE4pku3V7LWfoSdB/sjmfsNoyQqUbOERnowhHlnk=; b=bJTNbyAm6I5OBpGA8Hpv08Tn4tYCj4WxbhYcxTI0wXq2mW5qwBSyM7Q7YfvX71JF6XonerhYRZPWy3oJLVIfuvHx/hvFgQUnJmF6ii3PO4LsdH0ALOEeaOORqLRHG5bcgvQ0X3g1xGgfZL7FDIbXcnkovyL545R+hkC3BBrJvGbQOL4cGQ1oi8Ss3mIAm8LPqnfTjAXIwn0eepAPyNQcFFPBoR64gqscxVdaciefbN5rYAPVovYYzATofL3FBgrt1p/d2MS0JiaIVaQ6xbDg0HPm/Wb6s7pc6rMMiEULjGlaqDkfsLYHslSZ6jbZo6ll5Q58dzCMoDSJPCuuXMPuBA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Xv7LE4pku3V7LWfoSdB/sjmfsNoyQqUbOERnowhHlnk=; b=nUJ3lH9HjOwFt2jrYICBFWNfJd0vX0wV78KxH0Ww3RFKUE4v8kw1ejbMYU28jDxYwwvbwC3uPcFVrQiQ/jRgrA4EkFzRZtFpLKUiFjMRRefPRna4rYI10ey0JHCKoMGCjPh5//1Sc03gfYey25uq31NZWyIU0StGny5n5Vuu7d/G7y5F7eUUWT+uZYe2ozr5/7lWEoSiIEhMDLyRh0Y+vVjQzu8XvyrE7IocpLMCMO0aXZCXE5MSw95k3hyqE1Se8jc8a/zUGXpkcVUvZT9qNCUCc7pcNQat49i2KLD78pvXFB07WaSBdhNpHkTRMsrtjdRd6xOf9872p/MIFqxvHA== Received: from MW4PR03CA0242.namprd03.prod.outlook.com (2603:10b6:303:b4::7) by SJ1PR12MB6268.namprd12.prod.outlook.com (2603:10b6:a03:455::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:53 +0000 Received: from CO1NAM11FT056.eop-nam11.prod.protection.outlook.com (2603:10b6:303:b4:cafe::5) by MW4PR03CA0242.outlook.office365.com (2603:10b6:303:b4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6156.29 via Frontend Transport; Fri, 10 Mar 2023 19:06:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1NAM11FT056.mail.protection.outlook.com (10.13.175.107) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.21 via Frontend Transport; Fri, 10 Mar 2023 19:06:53 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:40 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:40 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:40 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 4/6] hte: Add Tegra234 provider Date: Fri, 10 Mar 2023 11:06:32 -0800 Message-ID: <20230310190634.5053-5-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT056:EE_|SJ1PR12MB6268:EE_ X-MS-Office365-Filtering-Correlation-Id: adf24e1c-577a-448f-38a6-08db219a9c62 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: WhMyyIXdgum1D5sYZvCq3E56+Wp4Kc5B5E9roiA5sntKQz3y5tsUrtUgcc99bj06ArOVehiFQyos4NdmrOWZDUXvhQKqt8jfJX5kpjqttk3MLmdycXPO/IPbxoGUVh3eZKwtcaB0GdTePA8uXisF3zRnoXMIwgUWu6U+DmHiWUVrNCae6xfBr/LzNPex91BzJwt3Low7DcphZftF4gcFXWzHB9a0hbYXkajL7wpbx+pmw1QMaig/E/rat0jHDKkoqU8x4kSyYuXXIgxG1Ul3Ru/S+yxXMrSg6nq+7/bN9EgmB8S34gKOkAuy1khb++hj5J3/O+9pLbMlKwop+VMopQ0ru+gAvMI9e+V06MOxMab8riOogu/makTomHlo750wHm37exPRDRFi2dgFcF8Qz+80wSSNZR+E4MUXjHdm2LPUTalKeRWweI7UClVMAyAvUJ8Dc7JwqCBBvVzAFJdRqtbJI2JXz/ZM7QJQgGaWvuGFx9tNMrZmvh11x6Mg4zCxg0saWVcgGsI/TSfxawO0d4bBSc3EBXYH6AqVXSJ7/NLD7VxWGVHOsQuCYAviBkSNdw8qGXaVxEsEE41oFvbugG4TH9Q43AfM64JSg6YLQjgqM7Ags7FIATC2XqmMjYqo+M57JgXp7EZrbZrIiQ5vKK3Ccl74+EigpMtA/Db5SCuFaV0Z4Qm8mR8HdTbZa2OS5o8a7ZVwBEy6V4apex0BjdUq8ihOZG6VI4Q1Xld27J2+Ox56NUVTz0qE9YIOMjGEpak6Wo9mkTQP2lU2mta2699K414bhAkR4s6x3RVJIyU= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(396003)(39860400002)(346002)(136003)(376002)(451199018)(46966006)(36840700001)(356005)(36756003)(110136005)(478600001)(5660300002)(7416002)(316002)(7696005)(107886003)(70206006)(8936002)(2906002)(8676002)(70586007)(4326008)(41300700001)(82740400003)(1076003)(36860700001)(7636003)(921005)(40480700001)(86362001)(186003)(2616005)(26005)(82310400005)(83380400001)(6666004)(336012)(426003)(47076005)(83996005)(2101003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:53.3857 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: adf24e1c-577a-448f-38a6-08db219a9c62 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT056.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ1PR12MB6268 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This patch adds HTE provider support for the Tegra234 and reflects the changes made in the device tree as follow. - Add slices field in the SoC specific structure - Remove gpio chip find by name function instead make use of the phandle parsed from the DT node Signed-off-by: Dipen Patel --- v2: - Changed how gpio_chip could be aquired for the mapping v3: - Renamed gpio_chip matching function - Used of_node to fwnode field in gpio_chip matching function as data as gpio_chip struct does not have of_node member anymore. drivers/hte/hte-tegra194-test.c | 2 +- drivers/hte/hte-tegra194.c | 152 ++++++++++++++++++++++++++++---- 2 files changed, 138 insertions(+), 16 deletions(-) diff --git a/drivers/hte/hte-tegra194-test.c b/drivers/hte/hte-tegra194-tes= t.c index 5d776a185bd6..d79c28a80517 100644 --- a/drivers/hte/hte-tegra194-test.c +++ b/drivers/hte/hte-tegra194-test.c @@ -16,7 +16,7 @@ #include =20 /* - * This sample HTE GPIO test driver demonstrates HTE API usage by enabling + * This sample HTE test driver demonstrates HTE API usage by enabling * hardware timestamp on gpio_in and specified LIC IRQ lines. * * Note: gpio_out and gpio_in need to be shorted externally in order for t= his diff --git a/drivers/hte/hte-tegra194.c b/drivers/hte/hte-tegra194.c index 49a27af22742..7c8a2973e6a3 100644 --- a/drivers/hte/hte-tegra194.c +++ b/drivers/hte/hte-tegra194.c @@ -62,6 +62,10 @@ #define NV_AON_HTE_SLICE2_IRQ_GPIO_25 25 #define NV_AON_HTE_SLICE2_IRQ_GPIO_26 26 #define NV_AON_HTE_SLICE2_IRQ_GPIO_27 27 +#define NV_AON_HTE_SLICE2_IRQ_GPIO_28 28 +#define NV_AON_HTE_SLICE2_IRQ_GPIO_29 29 +#define NV_AON_HTE_SLICE2_IRQ_GPIO_30 30 +#define NV_AON_HTE_SLICE2_IRQ_GPIO_31 31 =20 #define HTE_TECTRL 0x0 #define HTE_TETSCH 0x4 @@ -114,6 +118,7 @@ struct tegra_hte_line_data { =20 struct tegra_hte_data { enum tegra_hte_type type; + u32 slices; u32 map_sz; u32 sec_map_sz; const struct tegra_hte_line_mapped *map; @@ -220,18 +225,129 @@ static const struct tegra_hte_line_mapped tegra194_a= on_gpio_sec_map[] =3D { [39] =3D {NV_AON_SLICE_INVALID, 0}, }; =20 -static const struct tegra_hte_data aon_hte =3D { +static const struct tegra_hte_line_mapped tegra234_aon_gpio_map[] =3D { + /* gpio, slice, bit_index */ + /* AA port */ + [0] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_11}, + [1] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_10}, + [2] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_9}, + [3] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_8}, + [4] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_7}, + [5] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_6}, + [6] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_5}, + [7] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_4}, + /* BB port */ + [8] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_3}, + [9] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_2}, + [10] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_1}, + [11] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_0}, + /* CC port */ + [12] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_22}, + [13] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_21}, + [14] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_20}, + [15] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_19}, + [16] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_18}, + [17] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_17}, + [18] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_16}, + [19] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_15}, + /* DD port */ + [20] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_14}, + [21] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_13}, + [22] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_12}, + /* EE port */ + [23] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_31}, + [24] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_30}, + [25] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_29}, + [26] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_28}, + [27] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_27}, + [28] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_26}, + [29] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_25}, + [30] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_24}, + /* GG port */ + [31] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_23}, +}; + +static const struct tegra_hte_line_mapped tegra234_aon_gpio_sec_map[] =3D { + /* gpio, slice, bit_index */ + /* AA port */ + [0] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_11}, + [1] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_10}, + [2] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_9}, + [3] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_8}, + [4] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_7}, + [5] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_6}, + [6] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_5}, + [7] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_4}, + /* BB port */ + [8] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_3}, + [9] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_2}, + [10] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_1}, + [11] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_0}, + [12] =3D {NV_AON_SLICE_INVALID, 0}, + [13] =3D {NV_AON_SLICE_INVALID, 0}, + [14] =3D {NV_AON_SLICE_INVALID, 0}, + [15] =3D {NV_AON_SLICE_INVALID, 0}, + /* CC port */ + [16] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_22}, + [17] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_21}, + [18] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_20}, + [19] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_19}, + [20] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_18}, + [21] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_17}, + [22] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_16}, + [23] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_15}, + /* DD port */ + [24] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_14}, + [25] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_13}, + [26] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_12}, + [27] =3D {NV_AON_SLICE_INVALID, 0}, + [28] =3D {NV_AON_SLICE_INVALID, 0}, + [29] =3D {NV_AON_SLICE_INVALID, 0}, + [30] =3D {NV_AON_SLICE_INVALID, 0}, + [31] =3D {NV_AON_SLICE_INVALID, 0}, + /* EE port */ + [32] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_31}, + [33] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_30}, + [34] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_29}, + [35] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_28}, + [36] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_27}, + [37] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_26}, + [38] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_25}, + [39] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_24}, + /* GG port */ + [40] =3D {2, NV_AON_HTE_SLICE2_IRQ_GPIO_23}, +}; + +static const struct tegra_hte_data t194_aon_hte =3D { .map_sz =3D ARRAY_SIZE(tegra194_aon_gpio_map), .map =3D tegra194_aon_gpio_map, .sec_map_sz =3D ARRAY_SIZE(tegra194_aon_gpio_sec_map), .sec_map =3D tegra194_aon_gpio_sec_map, .type =3D HTE_TEGRA_TYPE_GPIO, + .slices =3D 3, }; =20 -static const struct tegra_hte_data lic_hte =3D { +static const struct tegra_hte_data t234_aon_hte =3D { + .map_sz =3D ARRAY_SIZE(tegra234_aon_gpio_map), + .map =3D tegra234_aon_gpio_map, + .sec_map_sz =3D ARRAY_SIZE(tegra234_aon_gpio_sec_map), + .sec_map =3D tegra234_aon_gpio_sec_map, + .type =3D HTE_TEGRA_TYPE_GPIO, + .slices =3D 3, +}; + +static const struct tegra_hte_data t194_lic_hte =3D { .map_sz =3D 0, .map =3D NULL, .type =3D HTE_TEGRA_TYPE_LIC, + .slices =3D 11, +}; + +static const struct tegra_hte_data t234_lic_hte =3D { + .map_sz =3D 0, + .map =3D NULL, + .type =3D HTE_TEGRA_TYPE_LIC, + .slices =3D 17, }; =20 static inline u32 tegra_hte_readl(struct tegra_hte_soc *hte, u32 reg) @@ -534,8 +650,10 @@ static bool tegra_hte_match_from_linedata(const struct= hte_chip *chip, } =20 static const struct of_device_id tegra_hte_of_match[] =3D { - { .compatible =3D "nvidia,tegra194-gte-lic", .data =3D &lic_hte}, - { .compatible =3D "nvidia,tegra194-gte-aon", .data =3D &aon_hte}, + { .compatible =3D "nvidia,tegra194-gte-lic", .data =3D &t194_lic_hte}, + { .compatible =3D "nvidia,tegra194-gte-aon", .data =3D &t194_aon_hte}, + { .compatible =3D "nvidia,tegra234-gte-lic", .data =3D &t234_lic_hte}, + { .compatible =3D "nvidia,tegra234-gte-aon", .data =3D &t234_aon_hte}, { } }; MODULE_DEVICE_TABLE(of, tegra_hte_of_match); @@ -556,9 +674,9 @@ static void tegra_gte_disable(void *data) tegra_hte_writel(gs, HTE_TECTRL, 0); } =20 -static int tegra_get_gpiochip_from_name(struct gpio_chip *chip, void *data) +static int tegra_gpiochip_match(struct gpio_chip *chip, void *data) { - return !strcmp(chip->label, data); + return chip->fwnode =3D=3D of_node_to_fwnode(data); } =20 static int tegra_hte_probe(struct platform_device *pdev) @@ -569,16 +687,10 @@ static int tegra_hte_probe(struct platform_device *pd= ev) struct device *dev; struct tegra_hte_soc *hte_dev; struct hte_chip *gc; + struct device_node *gpio_ctrl; =20 dev =3D &pdev->dev; =20 - ret =3D of_property_read_u32(dev->of_node, "nvidia,slices", &slices); - if (ret !=3D 0) { - dev_err(dev, "Could not read slices\n"); - return -EINVAL; - } - nlines =3D slices << 5; - hte_dev =3D devm_kzalloc(dev, sizeof(*hte_dev), GFP_KERNEL); if (!hte_dev) return -ENOMEM; @@ -590,6 +702,9 @@ static int tegra_hte_probe(struct platform_device *pdev) dev_set_drvdata(&pdev->dev, hte_dev); hte_dev->prov_data =3D of_device_get_match_data(&pdev->dev); =20 + slices =3D hte_dev->prov_data->slices; + nlines =3D slices << 5; + hte_dev->regs =3D devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(hte_dev->regs)) return PTR_ERR(hte_dev->regs); @@ -635,8 +750,15 @@ static int tegra_hte_probe(struct platform_device *pde= v) =20 gc->match_from_linedata =3D tegra_hte_match_from_linedata; =20 - hte_dev->c =3D gpiochip_find("tegra194-gpio-aon", - tegra_get_gpiochip_from_name); + gpio_ctrl =3D of_parse_phandle(dev->of_node, + "nvidia,gpio-controller", 0); + if (!gpio_ctrl) { + dev_err(dev, "gpio controller node not found\n"); + return -ENODEV; + } + + hte_dev->c =3D gpiochip_find(gpio_ctrl, tegra_gpiochip_match); + of_node_put(gpio_ctrl); if (!hte_dev->c) return dev_err_probe(dev, -EPROBE_DEFER, "wait for gpio controller\n"); --=20 2.17.1 From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 706A1C74A44 for ; Fri, 10 Mar 2023 19:07:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231277AbjCJTHB (ORCPT ); Fri, 10 Mar 2023 14:07:01 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36790 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229901AbjCJTGy (ORCPT ); Fri, 10 Mar 2023 14:06:54 -0500 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2085.outbound.protection.outlook.com [40.107.92.85]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 14E09131327; Fri, 10 Mar 2023 11:06:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mIi4Q8i0kXEl0rNLLJVnceLPzBkqDpcgxo5KGePhH0etePeT/Pu6ur2IzwGErN8+tG9XY7hFPL+RKJ3JjktKCwXefapUmOzZLrx8zMLj7QiNIe7vJeU28/DqhqS5bn7qIuqoR1JUt9bzdhzy3gfVaSylrgbR76ks9hZ3yh5rR5nJgFMXVXA6cynw0hHFb09rGvgcTZiMTwaWnpqaYsnqRw/EYFN3iokNFiU+fr0lLdyo26nODvBMLciVXVoSIrSTl12aflbWPTIQz/oYWWiKalWYcf1QMmRnhDpQx3dvDJLE8q3/PwkzKCOKJ7pM0c0tDvBTpxexuO9Squuhnor5DA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Osn1hOJWABaVRqTxJpPMLdffeaDIshnqybP9iTtHLOc=; b=AIwHiV8x+jgKlHDe9zfiKJTvLAgh1204t2GYLuSvFJrbAR2kwHiVdkmoJaDJ6FzCCxzlZUYkOTV20wMXdKl31x7ncelHU7W6GmEJ/nA2kVQI6Ooant8rJsVNXLn9fZ7CEbiRkebulgvcUxptxi0cHCZCFsMu9+zNfEku5b3iOJBjgh/kvu14ZrJstuC8oTiVEJFAuFVDfXannDPQrlCi7dMEMYPH8GXJ6xcZlbvIkTNmqfjklcSVmXPriCA83Qy3+0VlMNGUDoeBwtWptt8k/RFbnYJ6AWRio5GjRmHzoA49qi3AFMQp7Q2GYLqQnNokNDzoIVSnURR0dbqImTKRUg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Osn1hOJWABaVRqTxJpPMLdffeaDIshnqybP9iTtHLOc=; b=H3vZSCEtezvf2KYqDPrfyZIfAK9o/mKlVv03kg4WRh6R5fG08cGt9dHwY/YzRXOpuDIDUB3e1u7PsX4xqrInN6/X2TRW+XHvVNW39uldM0mgkqmKSADeZrfIqWSM5lfdx1gVlG8RMg9cbZudX8+e84arIzgXb204r6WIxiDtJ01ZK/0c55EKxThchpKmQjGr5DPz89rhFUHMoEQTzIhIdmSdu5CY3tnnP/QJ31E54zW34xsWtoWwiv2/HRrsWmJxhq/J/Z9W0r8Y7L8k8bN3mKXyii2KWnbmNtT6r4thA94//s3Cus+vwXboa9Hhqwrki3GejOXLPdFt+MIp1SBX3A== Received: from MW4PR04CA0215.namprd04.prod.outlook.com (2603:10b6:303:87::10) by BL1PR12MB5205.namprd12.prod.outlook.com (2603:10b6:208:308::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:49 +0000 Received: from CO1NAM11FT068.eop-nam11.prod.protection.outlook.com (2603:10b6:303:87:cafe::9f) by MW4PR04CA0215.outlook.office365.com (2603:10b6:303:87::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19 via Frontend Transport; Fri, 10 Mar 2023 19:06:49 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1NAM11FT068.mail.protection.outlook.com (10.13.175.142) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.22 via Frontend Transport; Fri, 10 Mar 2023 19:06:49 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:41 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:40 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:40 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 5/6] gpio: tegra186: Add Tegra234 hte support Date: Fri, 10 Mar 2023 11:06:33 -0800 Message-ID: <20230310190634.5053-6-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT068:EE_|BL1PR12MB5205:EE_ X-MS-Office365-Filtering-Correlation-Id: 917ed2f0-bb76-4b3b-eefe-08db219a99c8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ZFyzOkhHOeJdte8rGP9MbS9I+T3DJK/7oAQeLZFdmElSRclIVZjQAfYOObLZbvKPh6Go9ESL1Dlv82hkSjlhqazIbkfra4axU8BO1PqCUDAIt0V9vVX6LZVKWp3TDfnqX24uFPNDmrRx8zQ1/jYU7rQWI5XP1FXTleXFagzqql1TI3x6suJFcfAoM7sTBGtHfLv1qY3wOW4UCfzS9VICJbzrxGIIEEOsYP51hXT0uT972twePOzaCB/btJrNXBzQMrcVa/17C6SGi1q8UdEJF/LALW3ovgfGDnwcnrVgQWkDX4Dfkay5uzflYDeJKy3Sm8l5nDAxJg1X3mhunpYupZ3VQyzqsqKBEyLyZroUwAb3Do6B3o2UDbHXBoTUIC0I9+MSdXtvbjE3IRwW2bPbWL2iQWjq4o233pmqJbVEWDZBg83se/L9cyxZNNbAbwPy56aAbcs2UF4RQgPHRRXg2io3+v2/N6vqhagtS89Lu0raZQoMKzzIqN+mkfh0Ao/OpyquJe2/W9Q9mD1vIfhZXPx+as8bdzvB3drvAPjhai0aeaSFHVk9Za0CaYsWtfrcFoILndEVxgpi+NEJZYYDvOEq9kx6eD7C3K0Nx+O99rUrgrdvGz7CNEcanR3s4rzLiZbtHB9fL90eA8Sd4rs3/VRVQetDypx2TdUg27Cz5YhaK4KsWSNMKp5htFoRgVrXqRTb/QKR8hyx1puUj6nXsGU9rK4AM8uw6A/chtNvZONpMh/KBS/Fiz05uuqZ1oo4l7ujEiWN4N50YY+c/T7FjmMFKVT2rkwqifmNwuyY9h4= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(376002)(396003)(346002)(136003)(39860400002)(451199018)(46966006)(36840700001)(70206006)(36756003)(4744005)(356005)(8936002)(5660300002)(26005)(921005)(7416002)(8676002)(1076003)(47076005)(82740400003)(7636003)(36860700001)(41300700001)(6666004)(107886003)(426003)(82310400005)(83380400001)(70586007)(336012)(186003)(2616005)(86362001)(316002)(40480700001)(4326008)(110136005)(478600001)(7696005)(2906002)(83996005)(2101003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:49.0413 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 917ed2f0-bb76-4b3b-eefe-08db219a99c8 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT068.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL1PR12MB5205 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" To enable timestamp support for the Tegra234, has_gte variable needs to be set true. Signed-off-by: Dipen Patel Acked-by: Thierry Reding Acked-by: Bartosz Golaszewski --- drivers/gpio/gpio-tegra186.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpio/gpio-tegra186.c b/drivers/gpio/gpio-tegra186.c index 14c872b6ad05..b904de0b1784 100644 --- a/drivers/gpio/gpio-tegra186.c +++ b/drivers/gpio/gpio-tegra186.c @@ -1134,6 +1134,7 @@ static const struct tegra_gpio_soc tegra234_aon_soc = =3D { .name =3D "tegra234-gpio-aon", .instance =3D 1, .num_irqs_per_bank =3D 8, + .has_gte =3D true, }; =20 #define TEGRA241_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ --=20 2.17.1 From nobody Sat Apr 11 23:24:02 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DFC15C74A5B for ; Fri, 10 Mar 2023 19:07:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231311AbjCJTHG (ORCPT ); Fri, 10 Mar 2023 14:07:06 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36792 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230437AbjCJTGy (ORCPT ); Fri, 10 Mar 2023 14:06:54 -0500 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2065.outbound.protection.outlook.com [40.107.220.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86FC313131B; Fri, 10 Mar 2023 11:06:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Y7uoKkrJuiFaC/NC0svVKUapz0bjVRSIMAZKOARVQ8PS3YGw9FcjX9ZH6fK/DrmtuLHM//Ymyw9egQhEJEtITMDGjQnK5JSi5KBtyd0NDRFZC3Yr1GN1fE9YnDjTRRd5U6UKVBL96OA5VVjOEkOpzjBaUupQBmrD7y3TV+XN2fQUx6Qu87hM/Lno0wIpqE15snf9cCM9/96lmgHSoWLDbgTxX8oFYwabYLFGMFCwi1z1LYpBSDyn3IL1sFfH4XGy10NTAu9IqtM311OFBi/ieOsiWjYD6mko245pviYh/roF5EdSLFX/ydKOUoY5VsVpJ482bm39nwEOTR/oa7kY/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lLMd7hf6vEuwQ2gOleXhlQ+951OiArMNK/PD1K057bA=; b=YdDDbZEpqjf2FqubraEHwyTv642+Aj0myKrR7/387Rj+eHsLDYy3JieKqbpuESgQDVd9NWWdSx+FuAm1o2mxHKP/ZeQMfoG4EuIBImYEqcvgc5XHbkaWInDvgnbzWY3bWlKX4Es8l0AevrIQwWbNpo95j8zU0c/X0wI+QqQoB+efiUEOZ6V0X313Tkz6Ab0y/4IkA7nssFffxer/h9KUJOrsnGoif9djFBcq7rfcM2vLKk/i5kCYR5sqtVP30nzvZlolfaVuRHMqipsLNT1i4iba8dmMvzAEFr+sKOu5TizzaKdWLsQlOaZfstiK+Cj3RN43LVuy6o8WlQyCxrW2ZQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lLMd7hf6vEuwQ2gOleXhlQ+951OiArMNK/PD1K057bA=; b=o85lAwf13fjrt8qolQdBt8biwafg4UtKCh3aMYQ9tFA0AR0RDrd5pcsQ7w511VC0X3VbLVbYE4A5Fnk9n5hOUAbwvbJv0Yhcqie9ZImSu6KsAHlkr74Q/oJRm5jinyz5NSa0b8mHRDECk+8qwf058aSLhmxoKMIdjIyc+5A3waYWmJC7UW6imbbkO5sh9XjDxPZp/N++UmGYP8o5mhi9a5fKwTACUzRTpDVgIgSYuOWfF8ptUt2Vbvm/vNJCP2YHhY5Lm+0bLCTYi15ol1m3Yom7Fd3xh5kWwGrhsKqi6aqOFHHEyPTFr+1NIo/Vqf4HSTEhV5YyZvKtReFj+Bbcpw== Received: from MW4PR04CA0244.namprd04.prod.outlook.com (2603:10b6:303:88::9) by SA0PR12MB4557.namprd12.prod.outlook.com (2603:10b6:806:9d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19; Fri, 10 Mar 2023 19:06:50 +0000 Received: from CO1NAM11FT101.eop-nam11.prod.protection.outlook.com (2603:10b6:303:88:cafe::d) by MW4PR04CA0244.outlook.office365.com (2603:10b6:303:88::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.19 via Frontend Transport; Fri, 10 Mar 2023 19:06:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1NAM11FT101.mail.protection.outlook.com (10.13.175.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.20 via Frontend Transport; Fri, 10 Mar 2023 19:06:50 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Fri, 10 Mar 2023 11:06:41 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Fri, 10 Mar 2023 11:06:41 -0800 Received: from dipenp.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.986.5 via Frontend Transport; Fri, 10 Mar 2023 11:06:41 -0800 From: Dipen Patel To: , , , , , , , , , , , , , CC: Dipen Patel Subject: [PATCH V3 6/6] arm64: tegra: Add GTE nodes Date: Fri, 10 Mar 2023 11:06:34 -0800 Message-ID: <20230310190634.5053-7-dipenp@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230310190634.5053-1-dipenp@nvidia.com> References: <20230310190634.5053-1-dipenp@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT101:EE_|SA0PR12MB4557:EE_ X-MS-Office365-Filtering-Correlation-Id: 303dbcaa-6113-43cc-cc03-08db219a9a6f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: WYq2G/lsXR/L+tfghzT/iPPSnimKqDrdHOx2bHE66HK/XA6lvoJMlmmwLBRHJwyyJp9uDCj6FdJ/E9dH5vgga3eue2GrXumP+M5a7h7Wdqi5sHE12cLpjx6V4XsYwsRN5lL+BUhztwjH3sj+eYbZTOWQxDeS43LwwaL8aB/Q3JXHepbWFW77ebKxhp/tN0NicyS12nRyf7MW6iIu8eVDlPL268EU79QBzfhCPc1O8SqwZmS9gM1kCASmOLdIKAtGB4mHGIrDu5fo1gD3P1wXbzkD1gZ7UlDB2zrxgIZYaWe5KHczudszuqo/VGC6sJwCQ5bStrmLS7HpCfFT0GMM8fbBpwXMVgp/yqJaL4MTc0btt2M+pwcIAsix286Co7GUf0wlV3YBnVAvfVzgB94IG42+wk48EXYScTJtPYbrH4yWC5iKJ6hOX3+74xGM2T4RljdVEczBw6a3NJRAUeY0D3EqFvsPvscsBv8elmcJT/JnQj47eMoTTo5wKHXvandTU9tLF2D4gMwW9bFT6uXbF9uHGUqMvLgKEIuT/LupCW3cEiPOv5Aw2lZ1gNNTKFWfjOo21M+aGUoG2QLjgzBs+8VJ6jOOycIUtNtGIvv8gAoADW4k9q5kPnx1YNnB21vQj9fC0CTb1YUER0JTyEdfTqEKjL2rDtkanXXKaughaAEV4/M4FotA/juh1Jl1A1x1TQThmFCrycajgKqYp6dIwiSrZHRcPzn117eZjl3CWcQZmWP7GnuKLx5zMHRtiV2crTCj2PCgzUbFhlq3Jv9WraKcSFXHZzCRy/eXWFCZwyFB+DKlGUa7dfPtQeleTy94 X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230025)(4636009)(396003)(136003)(39860400002)(346002)(376002)(451199018)(46966006)(40470700004)(36840700001)(7636003)(82740400003)(2906002)(83380400001)(82310400005)(36756003)(40460700003)(5660300002)(7416002)(40480700001)(70586007)(8936002)(70206006)(8676002)(921005)(356005)(478600001)(316002)(4326008)(36860700001)(110136005)(86362001)(7696005)(47076005)(426003)(107886003)(336012)(2616005)(26005)(186003)(1076003)(6666004)(41300700001)(2101003)(83996005);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 19:06:50.1817 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 303dbcaa-6113-43cc-cc03-08db219a9a6f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT101.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR12MB4557 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add GTE nodes for the tegra234. Also modify AON GTE nodes for the tegra194 to remove nvidia,slice property and add nvidia,gpio-controller property to specify AON GPIO controller node so that GTE driver can do namespace conversion between GPIO lines provided by the gpiolib framework and hardware timestamping engine subsystem. Signed-off-by: Dipen Patel --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 3 +-- arch/arm64/boot/dts/nvidia/tegra234.dtsi | 17 +++++++++++++++++ 2 files changed, 18 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts= /nvidia/tegra194.dtsi index 133dbe5b429d..7065643af275 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1355,7 +1355,6 @@ reg =3D <0x0 0x3aa0000 0x0 0x10000>; interrupts =3D ; nvidia,int-threshold =3D <1>; - nvidia,slices =3D <11>; #timestamp-cells =3D <1>; status =3D "okay"; }; @@ -1578,7 +1577,7 @@ reg =3D <0x0 0xc1e0000 0x0 0x10000>; interrupts =3D ; nvidia,int-threshold =3D <1>; - nvidia,slices =3D <3>; + nvidia,gpio-controller =3D <&gpio_aon>; #timestamp-cells =3D <1>; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts= /nvidia/tegra234.dtsi index 8fe8eda7654d..54790c6b6a2c 100644 --- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi @@ -1156,6 +1156,14 @@ clock-names =3D "fuse"; }; =20 + hte_lic: hardware-timestamp@3aa0000 { + compatible =3D "nvidia,tegra234-gte-lic"; + reg =3D <0x0 0x3aa0000 0x0 0x10000>; + interrupts =3D ; + nvidia,int-threshold =3D <1>; + #timestamp-cells =3D <1>; + }; + hsp_top0: hsp@3c00000 { compatible =3D "nvidia,tegra234-hsp", "nvidia,tegra194-hsp"; reg =3D <0x0 0x03c00000 0x0 0xa0000>; @@ -1673,6 +1681,15 @@ #mbox-cells =3D <2>; }; =20 + hte_aon: hardware-timestamp@c1e0000 { + compatible =3D "nvidia,tegra234-gte-aon"; + reg =3D <0x0 0xc1e0000 0x0 0x10000>; + interrupts =3D ; + nvidia,int-threshold =3D <1>; + nvidia,gpio-controller =3D <&gpio_aon>; + #timestamp-cells =3D <1>; + }; + gen2_i2c: i2c@c240000 { compatible =3D "nvidia,tegra194-i2c"; reg =3D <0x0 0xc240000 0x0 0x100>; --=20 2.17.1