From nobody Tue Sep 9 12:06:27 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4BCA3C677F1 for ; Fri, 24 Feb 2023 08:01:05 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229641AbjBXIBC (ORCPT ); Fri, 24 Feb 2023 03:01:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50762 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229626AbjBXIA7 (ORCPT ); Fri, 24 Feb 2023 03:00:59 -0500 Received: from mail-pj1-x1035.google.com (mail-pj1-x1035.google.com [IPv6:2607:f8b0:4864:20::1035]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 829B925BAA for ; Fri, 24 Feb 2023 00:00:57 -0800 (PST) Received: by mail-pj1-x1035.google.com with SMTP id u10so15635927pjc.5 for ; Fri, 24 Feb 2023 00:00:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=PcsnC67wn+CqlKF18BOklq3hhvo7C+mJm1DzOVZsLT8=; b=cRnat+0Cs7+bku17Q0RWfYOyZoaY/AM3gR/A4qjMETzHJ8K/6cMg6sGIDgVGEUi2us Siv6tVSk8OJ5+NMBcy4u69Wi+IRYTZb2yyEQ8cJnQqoajbwvM+r8ywhAxau9pRpMoh6z OxNBb8aaTRh7b3QNsM/2CObzPZWXqGwDli3mx5Z+XP6TFOlawPctW5DeNRZSNWo3fZfw /A0QLienw62/ybqG/1ipvDDFWQSzUISSJ47SFKk2HvEf//fPLO+YQKMZIg5CvhdKVQyw GX5AhiDnxUK5seaggpfa44E6V7EvuGqu0myYlM0AI72dHew3HhKu5t27GC7z75uN4+TN xRrw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=PcsnC67wn+CqlKF18BOklq3hhvo7C+mJm1DzOVZsLT8=; b=lKfXh6LGAbz0aXA3dD8E0WolYLZQZE2gGNwnLGR/MgQKh0j4DLbrC7dzo7T4VgPKhU Blky4QEW7iZA/UmAoJQ+cUAkd/CoGHbNq6VxMCK9oZefY1j0XYqlU/QWxqhsCbpSUyRq /3SvGyma4FlaOIQhUm2j0050ULFLUunmmHo0A05om193qmzh3dlauihKN2GbjF5nWiOZ gLUM5SOqEJNzXCR4Tucs/mjEfrUyoM5qaewxM41nMKXchLsM7k1nC/pLE5OgfbbjgANk 7PI8+Ec9dJdK/ZiObmktgqVL9SjWVygvqntJTFmQrZZIc5F4J4JsyjLU0v9JZ0xvLyZ/ HBxg== X-Gm-Message-State: AO0yUKWCPY0qGmWJH9Fbfd2syPyhSJVZwpgKEbz4XLz01olIXN6sDgZ4 wPtx4WL8LRXBsMHgey/7SUK3 X-Google-Smtp-Source: AK7set/lzSiKZKtwDbb/ZwhiiXzU1IO4RluJP7aya+5eNvg/2KbycM28CZD5Iy/+ZPBhkHUjotDfcw== X-Received: by 2002:a17:90b:3144:b0:237:99b9:c415 with SMTP id ip4-20020a17090b314400b0023799b9c415mr725021pjb.38.1677225656986; Fri, 24 Feb 2023 00:00:56 -0800 (PST) Received: from localhost.localdomain ([117.217.187.3]) by smtp.gmail.com with ESMTPSA id l3-20020a17090ac58300b002372106a5casm914211pjt.44.2023.02.24.00.00.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Feb 2023 00:00:56 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org Cc: konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, bhupesh.sharma@linaro.org, srinivas.kandagatla@linaro.org, quic_vkamble@quicinc.com, Manivannan Sadhasivam , stable@vger.kernel.org Subject: [PATCH] arm64: dts: qcom: sm8150: Fix the iommu mask used for PCIe controllers Date: Fri, 24 Feb 2023 13:30:45 +0530 Message-Id: <20230224080045.6577-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The iommu mask should be 0x3f as per Qualcomm internal documentation. Without the correct mask, the PCIe transactions from the endpoint will result in SMMU faults. Hence, fix it! Cc: stable@vger.kernel.org # 5.19 Fixes: a1c86c680533 ("arm64: dts: qcom: sm8150: Add PCIe nodes") Signed-off-by: Manivannan Sadhasivam Reviewed-by: Bhupesh Sharma Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8150.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qco= m/sm8150.dtsi index fd20096cfc6e..13e0ce828606 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -1826,7 +1826,7 @@ pcie0: pci@1c00000 { "slave_q2a", "tbu"; =20 - iommus =3D <&apps_smmu 0x1d80 0x7f>; + iommus =3D <&apps_smmu 0x1d80 0x3f>; iommu-map =3D <0x0 &apps_smmu 0x1d80 0x1>, <0x100 &apps_smmu 0x1d81 0x1>; =20 @@ -1925,7 +1925,7 @@ pcie1: pci@1c08000 { assigned-clocks =3D <&gcc GCC_PCIE_1_AUX_CLK>; assigned-clock-rates =3D <19200000>; =20 - iommus =3D <&apps_smmu 0x1e00 0x7f>; + iommus =3D <&apps_smmu 0x1e00 0x3f>; iommu-map =3D <0x0 &apps_smmu 0x1e00 0x1>, <0x100 &apps_smmu 0x1e01 0x1>; =20 --=20 2.25.1