From nobody Wed Sep 10 23:54:23 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 96CC1C678D5 for ; Wed, 22 Feb 2023 15:34:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232566AbjBVPeC (ORCPT ); Wed, 22 Feb 2023 10:34:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53546 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232555AbjBVPd7 (ORCPT ); Wed, 22 Feb 2023 10:33:59 -0500 Received: from mail-pg1-x52f.google.com (mail-pg1-x52f.google.com [IPv6:2607:f8b0:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 16F5A2E0E1 for ; Wed, 22 Feb 2023 07:33:30 -0800 (PST) Received: by mail-pg1-x52f.google.com with SMTP id d6so1103530pgu.2 for ; Wed, 22 Feb 2023 07:33:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A4e6XJvimzjayIq2V7Cw6k05l1eYQZOtV1NQM7gOwgU=; b=hc/0ExDqHBp6yqsX7IqrWw+7tV0Rgf/3zfN97gO83nbPY7XBsfNQ6W0nnoK12uYa/P 1Dwx9ULAD5d6/rDoc3DYeEhGVcmXr0Qf9piCCF2RS6Fi7/uD1b7ZafNn0Rzp6+leQGCo eVu96IJVQ6ihIBC/U4DeSEIQ9EPT/eUdrX/4KlUqFGAVIofNkPJ/eKOu7L+sLJVdJWWB QVjkKA7I/Q+PO6NGT7uA3ELxItst/t1z1HmQDVltHcn1r4rIefkqpGoeMkmQF/MH9RO6 qvSCia105WspwsmDSMBs7leaqvCfLyxlFjvXUNQKJm/hFLkBPACAu/mLBWk5Du0dhChl pSrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A4e6XJvimzjayIq2V7Cw6k05l1eYQZOtV1NQM7gOwgU=; b=k7lsE0Bqtdv7Ot498UznERUJeSh47TS8SXpD28ZJK89CJmg6p1iHW82ht84kEFdqAW iLVPOMxOseVkWxliTlMi+kGzy/PX1IlqvXJQSkwwX4RDTAewUXtAf4RPoPYeB7r0SaVo qHyN9i/vZAHcvUxANDAp1YgHeuh7AbRwI5qmBxDQC11P5vpZZ7B8MStQUACPV2+7zkyY 53ufk1+k0e6Egh3lPebpn9sLF3KS6EPY1cPVkRNJ8eaTTdn+HHTa9JDNhJp1Ye6nmoOn l2wHKKNHEdfovBDh3NG9sFyG8vhPi3z3mzwtASy2tBi/DstkPPF5+VM1zeFoTVQZzcfQ T/2A== X-Gm-Message-State: AO0yUKXRNz4fHe9nLIgMjsfZJAIuUU8FUxALN3wyv05QGGxyh3usGMyu y8D4n3syoWPq6ENLXkLmCFqD X-Google-Smtp-Source: AK7set8V+18ixdqMsCw6Vz279XJTCqXYx+Iloje8RWLhufTW0y1tKLnBJDHeueSNrBUwzepJ80M4/g== X-Received: by 2002:a62:1d4b:0:b0:5a8:a250:bc16 with SMTP id d72-20020a621d4b000000b005a8a250bc16mr6422800pfd.3.1677080008710; Wed, 22 Feb 2023 07:33:28 -0800 (PST) Received: from localhost.localdomain ([117.216.123.15]) by smtp.gmail.com with ESMTPSA id f15-20020aa78b0f000000b005ac419804d3sm5222482pfd.186.2023.02.22.07.33.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Feb 2023 07:33:28 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org, lpieralisi@kernel.org, robh@kernel.org, kw@linux.com, krzysztof.kozlowski+dt@linaro.org, vkoul@kernel.org Cc: konrad.dybcio@linaro.org, bhelgaas@google.com, kishon@kernel.org, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 05/11] ARM: dts: qcom: sdx55: Fix the unit address of PCIe EP node Date: Wed, 22 Feb 2023 21:02:45 +0530 Message-Id: <20230222153251.254492-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230222153251.254492-1-manivannan.sadhasivam@linaro.org> References: <20230222153251.254492-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Unit address of PCIe EP node should be 0x1c00000 as it has to match the first address specified in the reg property. This also requires sorting the node in the ascending order. Fixes: 31c9ef002580 ("dt-bindings: PCI: Add Qualcomm PCIe Endpoint controll= er") Signed-off-by: Manivannan Sadhasivam Reviewed-by: Konrad Dybcio --- arch/arm/boot/dts/qcom-sdx55.dtsi | 78 +++++++++++++++---------------- 1 file changed, 39 insertions(+), 39 deletions(-) diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx= 55.dtsi index 93d71aff3fab..e84ca795cae6 100644 --- a/arch/arm/boot/dts/qcom-sdx55.dtsi +++ b/arch/arm/boot/dts/qcom-sdx55.dtsi @@ -303,6 +303,45 @@ qpic_nand: nand-controller@1b30000 { status =3D "disabled"; }; =20 + pcie_ep: pcie-ep@1c00000 { + compatible =3D "qcom,sdx55-pcie-ep"; + reg =3D <0x01c00000 0x3000>, + <0x40000000 0xf1d>, + <0x40000f20 0xc8>, + <0x40001000 0x1000>, + <0x40200000 0x100000>, + <0x01c03000 0x3000>; + reg-names =3D "parf", "dbi", "elbi", "atu", "addr_space", + "mmio"; + + qcom,perst-regs =3D <&tcsr 0xb258 0xb270>; + + clocks =3D <&gcc GCC_PCIE_AUX_CLK>, + <&gcc GCC_PCIE_CFG_AHB_CLK>, + <&gcc GCC_PCIE_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_SLV_AXI_CLK>, + <&gcc GCC_PCIE_SLV_Q2A_AXI_CLK>, + <&gcc GCC_PCIE_SLEEP_CLK>, + <&gcc GCC_PCIE_0_CLKREF_CLK>; + clock-names =3D "aux", "cfg", "bus_master", "bus_slave", + "slave_q2a", "sleep", "ref"; + + interrupts =3D , + ; + interrupt-names =3D "global", "doorbell"; + reset-gpios =3D <&tlmm 57 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 53 GPIO_ACTIVE_LOW>; + resets =3D <&gcc GCC_PCIE_BCR>; + reset-names =3D "core"; + power-domains =3D <&gcc PCIE_GDSC>; + phys =3D <&pcie0_lane>; + phy-names =3D "pciephy"; + max-link-speed =3D <3>; + num-lanes =3D <2>; + + status =3D "disabled"; + }; + pcie0_phy: phy@1c07000 { compatible =3D "qcom,sdx55-qmp-pcie-phy"; reg =3D <0x01c07000 0x1c4>; @@ -400,45 +439,6 @@ sdhc_1: mmc@8804000 { status =3D "disabled"; }; =20 - pcie_ep: pcie-ep@40000000 { - compatible =3D "qcom,sdx55-pcie-ep"; - reg =3D <0x01c00000 0x3000>, - <0x40000000 0xf1d>, - <0x40000f20 0xc8>, - <0x40001000 0x1000>, - <0x40200000 0x100000>, - <0x01c03000 0x3000>; - reg-names =3D "parf", "dbi", "elbi", "atu", "addr_space", - "mmio"; - - qcom,perst-regs =3D <&tcsr 0xb258 0xb270>; - - clocks =3D <&gcc GCC_PCIE_AUX_CLK>, - <&gcc GCC_PCIE_CFG_AHB_CLK>, - <&gcc GCC_PCIE_MSTR_AXI_CLK>, - <&gcc GCC_PCIE_SLV_AXI_CLK>, - <&gcc GCC_PCIE_SLV_Q2A_AXI_CLK>, - <&gcc GCC_PCIE_SLEEP_CLK>, - <&gcc GCC_PCIE_0_CLKREF_CLK>; - clock-names =3D "aux", "cfg", "bus_master", "bus_slave", - "slave_q2a", "sleep", "ref"; - - interrupts =3D , - ; - interrupt-names =3D "global", "doorbell"; - reset-gpios =3D <&tlmm 57 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 53 GPIO_ACTIVE_LOW>; - resets =3D <&gcc GCC_PCIE_BCR>; - reset-names =3D "core"; - power-domains =3D <&gcc PCIE_GDSC>; - phys =3D <&pcie0_lane>; - phy-names =3D "pciephy"; - max-link-speed =3D <3>; - num-lanes =3D <2>; - - status =3D "disabled"; - }; - remoteproc_mpss: remoteproc@4080000 { compatible =3D "qcom,sdx55-mpss-pas"; reg =3D <0x04080000 0x4040>; --=20 2.25.1