From nobody Fri Sep 20 13:31:29 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 13A0EC00528 for ; Thu, 3 Aug 2023 09:41:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234410AbjHCJl2 (ORCPT ); Thu, 3 Aug 2023 05:41:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36904 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230422AbjHCJlM (ORCPT ); Thu, 3 Aug 2023 05:41:12 -0400 Received: from mail-wm1-x332.google.com (mail-wm1-x332.google.com [IPv6:2a00:1450:4864:20::332]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A7EB9FF for ; Thu, 3 Aug 2023 02:41:10 -0700 (PDT) Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-3fbea14700bso7499485e9.3 for ; Thu, 03 Aug 2023 02:41:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20221208.gappssmtp.com; s=20221208; t=1691055669; x=1691660469; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=clF9IqfWOEF59ajJbesUMGqxvJHi1IjyVraJZokbP8Y=; b=0ISQ8Lo/ASgOw6BMl4soyuuhNLzsU8HS7uncz+RCCeIc73Rrw1pWWr7bEFo2wkMQ0M wuFRWAg80MNJZiQrj5p7B9NkH1L6oAQbWuYAZtTnFHwk3BeH5sddKOa5/U69jQJ/p0+9 n2c4u0Su+q56+qVldmm2Jk8xkjV2FKGr8cyXAi8mTCGZ4cvb2KjUDgCg1MFJ4N8JYUrO NTUMVHuKfLWpnebC1Fen1TttoXT9N9Us73gzkoBbQIP9BR/jnUSODhsHAaF/2oqQlbnH T5mu/77TYy/82Ugpy27fmZDodT469bg3aPQmaod8k1xS8AeQ+axwJ+R1Aalw053oATJN Q0rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1691055669; x=1691660469; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=clF9IqfWOEF59ajJbesUMGqxvJHi1IjyVraJZokbP8Y=; b=VgasiDwyYUGSBgi77NBLgcnE38nMREP/w+tsx4koV5AK5tHVagu6elltXBUKQsVYub wFfBOdwCZoPLaeiRpgnMwMv31KyfsGdVUaS87tLBd8vcV7DoQGI+XKSP7owlj8jJ+DqF 6NYF4uUBvQlJNcJOtZ+a+L/eIjxVDw4xxisd2o7VdSOXwRoKIZ0e6HvDKgT6S+ook2AV 9rtZ+gll/Ft+MsdQIo2vjahSRvGZR9IUHuFv9T1lM/ZB+3jSKxnb7ZMq7qx436MdYLvB NU+FNAsIOW+UKQpGuUNk8+iHBTiFRCOYFhXb1zMa1wgwKt4BFCIXPN0fPuJhogapjgY2 bNSA== X-Gm-Message-State: ABy/qLbY9iFWrSa39nvwo8PzAm+8K6+GyAVcksHPqGqafJY8N4nrzOXW wYV+9g7n0ZyZ1kMWiSh04JDMmQ== X-Google-Smtp-Source: APBJJlE3by0F6c1qaNJJE0oCQERl3BjHvR2sER5coiEYQssCjchkL8Vd91jlP/q+gyny/RmSIIP3Xw== X-Received: by 2002:a7b:c40a:0:b0:3fe:2102:8085 with SMTP id k10-20020a7bc40a000000b003fe21028085mr6843537wmi.8.1691055669279; Thu, 03 Aug 2023 02:41:09 -0700 (PDT) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id n1-20020a05600c4f8100b003fe15ac0934sm13294994wmq.1.2023.08.03.02.41.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 03 Aug 2023 02:41:08 -0700 (PDT) From: Alexandre Mergnat Date: Thu, 03 Aug 2023 11:40:56 +0200 Subject: [PATCH v4 4/7] arm64: dts: mediatek: add power domain support for mt8365 SoC MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20230207-iommu-support-v4-4-84798657c410@baylibre.com> References: <20230207-iommu-support-v4-0-84798657c410@baylibre.com> In-Reply-To: <20230207-iommu-support-v4-0-84798657c410@baylibre.com> To: Yong Wu , Krzysztof Kozlowski , Rob Herring , Matthias Brugger , AngeloGioacchino Del Regno , Krzysztof Kozlowski , Conor Dooley Cc: linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=4724; i=amergnat@baylibre.com; h=from:subject:message-id; bh=gs34qYbpVZeuz1fNLXc7xbInSDTbehayNY8q/g3uDQE=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBky3Yuxk3ppHTVskoqexjTkK+EC1B0pEDG+RJOQWCy OHthgxuJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZMt2LgAKCRArRkmdfjHURURaD/ 9110SUqOn4t8I75q0ja4UGGQhOX629Wt2AihGU2K8qbKmMcg/3VfzQ0PTat3HhrGR5TTAJHwGfI723 N1PvAFMQ3bRf7OV/+aNDdW2YqQBOz6NKklqpKuK1bib/OQk1rCt6lkp+OwsticsF/7Hs9R3CmFHR+l obV5678xnmbqwQkxwYTgQHWxEePhwWBxn9NSeMm6TswlsBSIaA0KTWf1cTKeKlKk6SSljRIcFuQBnD Cof/ng7LtBUJZ0aMsJbAECj6NWVdgTKVBHAqIBEeX2qWNMW+1dR9ZYcGwvUVaTgBnYAMS1+p/V0Po1 Et6pBbquLm2UFxJACNJKG0nkCAIgYHWypxG+EPkExG9N0yxsSXWUGVVPERU25p7jNokVp3B04mV1VO mDaykMnG7HVFtE+u6XdEhXgnzFoH1zElFh4RQeWScuemSs/fv1NZaqwfYD1QwrBtgj2OJACIu5nuJl V3+sxPYTMUU2xff7FbAKrYDEBB/SYxCtHybKlRg61wq4RKlO583LOJJNQIS1V84KkU0zMxJAm5r4gR OWdnN5+9actrzJIm6p46Qnier709S9J7m87eq6c8mDdbnNRFYV1K92QOrImUgYHWymOZrZNVhUKnsM HzKV5RaiZOe2V5UegYa0RBt7kQuQ5h7JreyFEFpcyXyDKjCZK4IpfS+o6J2Q== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following power domain are added to the SoC dts: - MM (MultiMedia) - CONN (Connectivity) - MFG (MFlexGraphics) - Audio - Cam (Camera) - DSP (Digital Signal Processor) - Vdec (Video decoder) - Venc (Video encoder) - APU (AI Processor Unit) Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 110 +++++++++++++++++++++++++++= ++++ 1 file changed, 110 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts= /mediatek/mt8365.dtsi index c3ad7cbc89ab..c2f88d153dee 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include =20 / { compatible =3D "mediatek,mt8365"; @@ -298,6 +299,115 @@ syscfg_pctl: syscfg-pctl@10005000 { reg =3D <0 0x10005000 0 0x1000>; }; =20 + scpsys: syscon@10006000 { + compatible =3D "mediatek,mt8365-syscfg", "syscon", "simple-mfd"; + reg =3D <0 0x10006000 0 0x1000>; + #power-domain-cells =3D <1>; + + /* System Power Manager */ + spm: power-controller { + compatible =3D "mediatek,mt8365-power-controller"; + #address-cells =3D <1>; + #size-cells =3D <0>; + #power-domain-cells =3D <1>; + + /* power domains of the SoC */ + power-domain@MT8365_POWER_DOMAIN_MM { + reg =3D ; + clocks =3D <&topckgen CLK_TOP_MM_SEL>, + <&mmsys CLK_MM_MM_SMI_COMMON>, + <&mmsys CLK_MM_MM_SMI_COMM0>, + <&mmsys CLK_MM_MM_SMI_COMM1>, + <&mmsys CLK_MM_MM_SMI_LARB0>; + clock-names =3D "mm", "mm-0", "mm-1", + "mm-2", "mm-3"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + mediatek,infracfg-nao =3D <&infracfg_nao>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + power-domain@MT8365_POWER_DOMAIN_CAM { + reg =3D ; + clocks =3D <&camsys CLK_CAM_LARB2>, + <&camsys CLK_CAM_SENIF>, + <&camsys CLK_CAMSV0>, + <&camsys CLK_CAMSV1>, + <&camsys CLK_CAM_FDVT>, + <&camsys CLK_CAM_WPE>; + clock-names =3D "cam-0", "cam-1", + "cam-2", "cam-3", + "cam-4", "cam-5"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + + power-domain@MT8365_POWER_DOMAIN_VDEC { + reg =3D ; + #power-domain-cells =3D <0>; + }; + + power-domain@MT8365_POWER_DOMAIN_VENC { + reg =3D ; + #power-domain-cells =3D <0>; + }; + + power-domain@MT8365_POWER_DOMAIN_APU { + reg =3D ; + clocks =3D <&infracfg CLK_IFR_APU_AXI>, + <&apu CLK_APU_IPU_CK>, + <&apu CLK_APU_AXI>, + <&apu CLK_APU_JTAG>, + <&apu CLK_APU_IF_CK>, + <&apu CLK_APU_EDMA>, + <&apu CLK_APU_AHB>; + clock-names =3D "apu", "apu-0", + "apu-1", "apu-2", + "apu-3", "apu-4", + "apu-5"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + }; + + power-domain@MT8365_POWER_DOMAIN_CONN { + reg =3D ; + clocks =3D <&topckgen CLK_TOP_CONN_32K>, + <&topckgen CLK_TOP_CONN_26M>; + clock-names =3D "conn", "conn1"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + + power-domain@MT8365_POWER_DOMAIN_MFG { + reg =3D ; + clocks =3D <&topckgen CLK_TOP_MFG_SEL>; + clock-names =3D "mfg"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + + power-domain@MT8365_POWER_DOMAIN_AUDIO { + reg =3D ; + clocks =3D <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_IFR_AUDIO>, + <&infracfg CLK_IFR_AUD_26M_BK>; + clock-names =3D "audio", "audio1", "audio2"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + + power-domain@MT8365_POWER_DOMAIN_DSP { + reg =3D ; + clocks =3D <&topckgen CLK_TOP_DSP_SEL>, + <&topckgen CLK_TOP_DSP_26M>; + clock-names =3D "dsp", "dsp1"; + #power-domain-cells =3D <0>; + mediatek,infracfg =3D <&infracfg>; + }; + }; + }; + watchdog: watchdog@10007000 { compatible =3D "mediatek,mt8365-wdt", "mediatek,mt6589-wdt"; reg =3D <0 0x10007000 0 0x100>; --=20 2.25.1