From nobody Sun Sep 14 14:29:58 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BB589C004D4 for ; Sat, 21 Jan 2023 16:24:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229911AbjAUQYe (ORCPT ); Sat, 21 Jan 2023 11:24:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60198 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229484AbjAUQY2 (ORCPT ); Sat, 21 Jan 2023 11:24:28 -0500 Received: from mail-wm1-x32e.google.com (mail-wm1-x32e.google.com [IPv6:2a00:1450:4864:20::32e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D79FD24489; Sat, 21 Jan 2023 08:24:26 -0800 (PST) Received: by mail-wm1-x32e.google.com with SMTP id f19-20020a1c6a13000000b003db0ef4dedcso7797846wmc.4; Sat, 21 Jan 2023 08:24:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/Yh+G5HwZOj6jikshO2lhQlgFg4o0zJx6jgmWpS/nw0=; b=YT+WHJbrjk5GwsQexAG4o0yzyee6lDGDZ13iwKJR9Z6/qWQw7KPWucb3g/mVOdWg0K lK75pxCPdN6tX2LQHrKf7dDBON4fD7v3qXx9jsPvnf4nR078IBj9+CGB3CPkumG3jm0U uqzYZza0BHlOxvAP4SZN3Nmb09b760glkooJSBnIZwss8M+ZWQaDi463ZDJo0E0E68JK zP5z7VyPhj2Ywg7hMo8iSp4YhwfESoybFXgv6RgVG8w7iLXpDkAHnm0Za8JgIzyhPNAX i7Il0ZRcCwpi7+dvnKiv6sRP7eaFMlGThx39HPV+VxWdHFgmAtqf4Mzal8+buMoi9Txs hNbA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/Yh+G5HwZOj6jikshO2lhQlgFg4o0zJx6jgmWpS/nw0=; b=5Htyu1PtFaKWGlgUk0G8RZgmYeFxR7rjcrn98eWuEnIBmquL8Gc5f+kKN2bx5NDXfO zXxL24CHIZmDrg+lW1mNIFbuYFWYfx6G8dpmEJ8/rJTE6oIKNZKoxEJwsr424NRlfuKg G83GrN7oCjLe5ConVLZwvB5AMzt/mHAcbAz9Hqp3X8ZJDua88hGEsuUdhkqnDITqN5nC 9B1kOsGfVpVnvhcuSgqUv93o431pjK4xGDMOg7z4/YNEPBXoztiv8LxOelV2kVluHX4W U22ruCexVKQ9XMpTMWKAV67ZEYThYFPis7WIkpWIkhT4kQMqVHgpYUtnQThx0c3PP3Vd f2hw== X-Gm-Message-State: AFqh2krbYssorc2/Sk5wKCXoIQMKgML1LPCOdPxjV/uQy4CYjNARwGON wu2VS5DCAk5DcRozx5IQUEQ= X-Google-Smtp-Source: AMrXdXtnGedeelpmMIosPs8lv+0c0o73U+y/Q8w3V7TP/j8/PYDmwFA7ZY0MGk28b+bt9H0dEmFWbw== X-Received: by 2002:a05:600c:1c86:b0:3da:fa75:ce58 with SMTP id k6-20020a05600c1c8600b003dafa75ce58mr21913306wms.21.1674318265380; Sat, 21 Jan 2023 08:24:25 -0800 (PST) Received: from localhost.localdomain (2a02-8428-46a0-7c01-43c0-f52a-beed-541b.rev.sfr.net. [2a02:8428:46a0:7c01:43c0:f52a:beed:541b]) by smtp.gmail.com with ESMTPSA id k21-20020a05600c1c9500b003db30be4a54sm5831443wms.38.2023.01.21.08.24.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Jan 2023 08:24:24 -0800 (PST) From: Christophe Branchereau To: thierry.reding@gmail.com, sam@ravnborg.org, airlied@gmail.com, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, paul@crapouillou.net, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christophe Branchereau Subject: [PATCH v4 2/2] drm/panel: Add driver for the AUO A030JTN01 TFT LCD Date: Sat, 21 Jan 2023 17:24:19 +0100 Message-Id: <20230121162419.284523-3-cbranchereau@gmail.com> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20230121162419.284523-1-cbranchereau@gmail.com> References: <20230121162419.284523-1-cbranchereau@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add driver for the AUO A030JTN01 panel, which is a 320x480 3.0" 4:3 24-bit TFT LCD panel with non-square pixels and a delta-RGB 8-bit interface. Signed-off-by: Paul Cercueil Signed-off-by: Christophe Branchereau Reviewed-by: Sam Ravnborg Tested-by: Paul Cercueil --- drivers/gpu/drm/panel/Kconfig | 8 + drivers/gpu/drm/panel/Makefile | 1 + drivers/gpu/drm/panel/panel-auo-a030jtn01.c | 308 ++++++++++++++++++++ 3 files changed, 317 insertions(+) create mode 100644 drivers/gpu/drm/panel/panel-auo-a030jtn01.c diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig index 737edcdf9eef..23cf0f4ba2e6 100644 --- a/drivers/gpu/drm/panel/Kconfig +++ b/drivers/gpu/drm/panel/Kconfig @@ -8,6 +8,14 @@ config DRM_PANEL menu "Display Panels" depends on DRM && DRM_PANEL =20 +config DRM_PANEL_AUO_A030JTN01 + tristate "AUO A030JTN01" + depends on SPI + select REGMAP_SPI + help + Say Y here to enable support for the AUO A030JTN01 320x480 3.0" panel + as found in the YLM RS-97 handheld gaming console. + config DRM_PANEL_ABT_Y030XX067A tristate "ABT Y030XX067A 320x480 LCD panel" depends on OF && SPI diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile index f8f9d9f6a307..af88658abcab 100644 --- a/drivers/gpu/drm/panel/Makefile +++ b/drivers/gpu/drm/panel/Makefile @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_DRM_PANEL_AUO_A030JTN01) +=3D panel-auo-a030jtn01.o obj-$(CONFIG_DRM_PANEL_ABT_Y030XX067A) +=3D panel-abt-y030xx067a.o obj-$(CONFIG_DRM_PANEL_ARM_VERSATILE) +=3D panel-arm-versatile.o obj-$(CONFIG_DRM_PANEL_ASUS_Z00T_TM5P5_NT35596) +=3D panel-asus-z00t-tm5p5= -n35596.o diff --git a/drivers/gpu/drm/panel/panel-auo-a030jtn01.c b/drivers/gpu/drm/= panel/panel-auo-a030jtn01.c new file mode 100644 index 000000000000..3c976a98de6a --- /dev/null +++ b/drivers/gpu/drm/panel/panel-auo-a030jtn01.c @@ -0,0 +1,308 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AU Optronics A030JTN01.0 TFT LCD panel driver + * + * Copyright (C) 2023, Paul Cercueil + * Copyright (C) 2023, Christophe Branchereau + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +#define REG05 0x05 +#define REG06 0x06 +#define REG07 0x07 + +#define REG05_STDBY BIT(0) +#define REG06_VBLK GENMASK(4, 0) +#define REG07_HBLK GENMASK(7, 0) + + +struct a030jtn01_info { + const struct drm_display_mode *display_modes; + unsigned int num_modes; + u16 width_mm, height_mm; + u32 bus_format, bus_flags; +}; + +struct a030jtn01 { + struct drm_panel panel; + struct spi_device *spi; + struct regmap *map; + + const struct a030jtn01_info *panel_info; + + struct regulator *supply; + struct gpio_desc *reset_gpio; +}; + +static inline struct a030jtn01 *to_a030jtn01(struct drm_panel *panel) +{ + return container_of(panel, struct a030jtn01, panel); +} + +static int a030jtn01_prepare(struct drm_panel *panel) +{ + struct a030jtn01 *priv =3D to_a030jtn01(panel); + struct device *dev =3D &priv->spi->dev; + unsigned int dummy; + int err; + + err =3D regulator_enable(priv->supply); + if (err) { + dev_err(dev, "Failed to enable power supply: %d\n", err); + return err; + } + + usleep_range(1000, 8000); + + /* Reset the chip */ + gpiod_set_value_cansleep(priv->reset_gpio, 1); + usleep_range(100, 8000); + gpiod_set_value_cansleep(priv->reset_gpio, 0); + usleep_range(2000, 8000); + + /* + * No idea why, but a register read (doesn't matter which) is needed to + * properly initialize the chip after a reset; otherwise, the colors + * will be wrong. It doesn't seem to be timing-related as a msleep(200) + * doesn't fix it. + */ + err =3D regmap_read(priv->map, REG05, &dummy); + if (err) + goto err_disable_regulator; + + /* Use (24 + 6) =3D=3D 0x1e as the vertical back porch */ + err =3D regmap_write(priv->map, REG06, FIELD_PREP(REG06_VBLK, 0x1e)); + if (err) + goto err_disable_regulator; + + /* Use (42 + 30) * 3 =3D=3D 0xd8 as the horizontal back porch */ + err =3D regmap_write(priv->map, REG07, FIELD_PREP(REG07_HBLK, 0xd8)); + if (err) + goto err_disable_regulator; + + return 0; + +err_disable_regulator: + gpiod_set_value_cansleep(priv->reset_gpio, 1); + regulator_disable(priv->supply); + return err; +} + +static int a030jtn01_unprepare(struct drm_panel *panel) +{ + struct a030jtn01 *priv =3D to_a030jtn01(panel); + + gpiod_set_value_cansleep(priv->reset_gpio, 1); + regulator_disable(priv->supply); + + return 0; +} + +static int a030jtn01_enable(struct drm_panel *panel) +{ + struct a030jtn01 *priv =3D to_a030jtn01(panel); + int ret; + + ret =3D regmap_set_bits(priv->map, REG05, REG05_STDBY); + if (ret) + return ret; + + /* Wait for the picture to be stable */ + if (panel->backlight) + msleep(100); + + return 0; +} + +static int a030jtn01_disable(struct drm_panel *panel) +{ + struct a030jtn01 *priv =3D to_a030jtn01(panel); + + return regmap_clear_bits(priv->map, REG05, REG05_STDBY); +} + +static int a030jtn01_get_modes(struct drm_panel *panel, + struct drm_connector *connector) +{ + struct a030jtn01 *priv =3D to_a030jtn01(panel); + const struct a030jtn01_info *panel_info =3D priv->panel_info; + struct drm_display_mode *mode; + unsigned int i; + + for (i =3D 0; i < panel_info->num_modes; i++) { + mode =3D drm_mode_duplicate(connector->dev, + &panel_info->display_modes[i]); + if (!mode) + return -ENOMEM; + + drm_mode_set_name(mode); + + mode->type =3D DRM_MODE_TYPE_DRIVER; + if (panel_info->num_modes =3D=3D 1) + mode->type |=3D DRM_MODE_TYPE_PREFERRED; + + drm_mode_probed_add(connector, mode); + } + + connector->display_info.bpc =3D 8; + connector->display_info.width_mm =3D panel_info->width_mm; + connector->display_info.height_mm =3D panel_info->height_mm; + + drm_display_info_set_bus_formats(&connector->display_info, + &panel_info->bus_format, 1); + connector->display_info.bus_flags =3D panel_info->bus_flags; + + return panel_info->num_modes; +} + +static const struct drm_panel_funcs a030jtn01_funcs =3D { + .prepare =3D a030jtn01_prepare, + .unprepare =3D a030jtn01_unprepare, + .enable =3D a030jtn01_enable, + .disable =3D a030jtn01_disable, + .get_modes =3D a030jtn01_get_modes, +}; + +static bool a030jtn01_has_reg(struct device *dev, unsigned int reg) +{ + static const u32 a030jtn01_regs_mask =3D 0x001823f1fb; + + return a030jtn01_regs_mask & BIT(reg); +}; + +static const struct regmap_config a030jtn01_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .read_flag_mask =3D 0x40, + .max_register =3D 0x1c, + .readable_reg =3D a030jtn01_has_reg, + .writeable_reg =3D a030jtn01_has_reg, +}; + +static int a030jtn01_probe(struct spi_device *spi) +{ + struct device *dev =3D &spi->dev; + struct a030jtn01 *priv; + int err; + + spi->mode |=3D SPI_MODE_3 | SPI_3WIRE; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->spi =3D spi; + spi_set_drvdata(spi, priv); + + priv->map =3D devm_regmap_init_spi(spi, &a030jtn01_regmap_config); + if (IS_ERR(priv->map)) + return dev_err_probe(dev, PTR_ERR(priv->map), "Unable to init regmap"); + + priv->panel_info =3D spi_get_device_match_data(spi); + if (!priv->panel_info) + return -EINVAL; + + priv->supply =3D devm_regulator_get(dev, "power"); + if (IS_ERR(priv->supply)) + return dev_err_probe(dev, PTR_ERR(priv->supply), "Failed to get power su= pply"); + + priv->reset_gpio =3D devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH); + if (IS_ERR(priv->reset_gpio)) + return dev_err_probe(dev, PTR_ERR(priv->reset_gpio), "Failed to get rese= t GPIO"); + + drm_panel_init(&priv->panel, dev, &a030jtn01_funcs, + DRM_MODE_CONNECTOR_DPI); + + err =3D drm_panel_of_backlight(&priv->panel); + if (err) + return err; + + drm_panel_add(&priv->panel); + + return 0; +} + +static void a030jtn01_remove(struct spi_device *spi) +{ + struct a030jtn01 *priv =3D spi_get_drvdata(spi); + + drm_panel_remove(&priv->panel); + drm_panel_disable(&priv->panel); + drm_panel_unprepare(&priv->panel); +} + +static const struct drm_display_mode a030jtn01_modes[] =3D { + { /* 60 Hz */ + .clock =3D 14400, + .hdisplay =3D 320, + .hsync_start =3D 320 + 8, + .hsync_end =3D 320 + 8 + 42, + .htotal =3D 320 + 8 + 42 + 30, + .vdisplay =3D 480, + .vsync_start =3D 480 + 90, + .vsync_end =3D 480 + 90 + 24, + .vtotal =3D 480 + 90 + 24 + 6, + .flags =3D DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC, + }, + { /* 50 Hz */ + .clock =3D 12000, + .hdisplay =3D 320, + .hsync_start =3D 320 + 8, + .hsync_end =3D 320 + 8 + 42, + .htotal =3D 320 + 8 + 42 + 30, + .vdisplay =3D 480, + .vsync_start =3D 480 + 90, + .vsync_end =3D 480 + 90 + 24, + .vtotal =3D 480 + 90 + 24 + 6, + .flags =3D DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC, + }, +}; + +static const struct a030jtn01_info a030jtn01_info =3D { + .display_modes =3D a030jtn01_modes, + .num_modes =3D ARRAY_SIZE(a030jtn01_modes), + .width_mm =3D 70, + .height_mm =3D 51, + .bus_format =3D MEDIA_BUS_FMT_RGB888_3X8_DELTA, + .bus_flags =3D DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE, +}; + +static const struct spi_device_id a030jtn01_id[] =3D { + { "a030jtn01", (kernel_ulong_t) &a030jtn01_info }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(spi, a030jtn01_id); + +static const struct of_device_id a030jtn01_of_match[] =3D { + { .compatible =3D "auo,a030jtn01" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, a030jtn01_of_match); + +static struct spi_driver a030jtn01_driver =3D { + .driver =3D { + .name =3D "auo-a030jtn01", + .of_match_table =3D a030jtn01_of_match, + }, + .id_table =3D a030jtn01_id, + .probe =3D a030jtn01_probe, + .remove =3D a030jtn01_remove, +}; +module_spi_driver(a030jtn01_driver); + +MODULE_AUTHOR("Paul Cercueil "); +MODULE_AUTHOR("Christophe Branchereau "); +MODULE_LICENSE("GPL"); --=20 2.39.0