From nobody Thu Nov 14 07:36:26 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EFF93C63797 for ; Fri, 30 Dec 2022 05:55:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234656AbiL3Fzj (ORCPT ); Fri, 30 Dec 2022 00:55:39 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56088 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234441AbiL3FzD (ORCPT ); Fri, 30 Dec 2022 00:55:03 -0500 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 28BC018394; Thu, 29 Dec 2022 21:55:00 -0800 (PST) X-UUID: 95c38b2105374e1182b65c51e93e5fef-20221230 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=XPkGqmZrC+83cWXw0GXpNPz7b7Qz5eVw0RH7Nym5JA8=; b=sZmFGmlv1U37RN/wAAd/VAts88qsDPI202ImKrfGXxh5CXuhNYl5th9n4rFY58kHZTJbqQjDBv0nXEVlpcxsLGepzO8T9jwlxnq7XIrUZhG5qDv23+AgO3UZQpikVLpTgH+ZSXhVPSaEVslbPuZsJoWPwkIevp9iHenkfnZSQnc=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.16,REQID:29981550-39bf-4787-b4f4-e07e43d44f33,IP:0,U RL:0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:90 X-CID-INFO: VERSION:1.1.16,REQID:29981550-39bf-4787-b4f4-e07e43d44f33,IP:0,URL :0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTIO N:quarantine,TS:90 X-CID-META: VersionHash:09771b1,CLOUDID:2af45ff4-ff42-4fb0-b929-626456a83c14,B ulkID:221230135451KL19NN18,BulkQuantity:2,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:43,QS:nil,BEC:nil,COL:0,OSI :0,OSA:0 X-CID-BVR: 0 X-UUID: 95c38b2105374e1182b65c51e93e5fef-20221230 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1835859070; Fri, 30 Dec 2022 13:54:50 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Fri, 30 Dec 2022 13:54:49 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Fri, 30 Dec 2022 13:54:49 +0800 From: Trevor Wu To: , , , , , , , CC: , , , , , , , Subject: [PATCH v4 07/13] ASoC: mediatek: mt8188: support audio clock control Date: Fri, 30 Dec 2022 13:54:37 +0800 Message-ID: <20221230055443.16024-8-trevor.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20221230055443.16024-1-trevor.wu@mediatek.com> References: <20221230055443.16024-1-trevor.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add audio clock wrapper and audio tuner control. Signed-off-by: Trevor Wu Reviewed-by: AngeloGioacchino Del Regno --- I don't add Reviewed-by tag because clock names were updated in accordance with the latest relationship in CCF. --- sound/soc/mediatek/mt8188/mt8188-afe-clk.c | 658 +++++++++++++++++++++ sound/soc/mediatek/mt8188/mt8188-afe-clk.h | 115 ++++ 2 files changed, 773 insertions(+) create mode 100644 sound/soc/mediatek/mt8188/mt8188-afe-clk.c create mode 100644 sound/soc/mediatek/mt8188/mt8188-afe-clk.h diff --git a/sound/soc/mediatek/mt8188/mt8188-afe-clk.c b/sound/soc/mediate= k/mt8188/mt8188-afe-clk.c new file mode 100644 index 000000000000..743d6a162cb9 --- /dev/null +++ b/sound/soc/mediatek/mt8188/mt8188-afe-clk.c @@ -0,0 +1,658 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * mt8188-afe-clk.c -- MediaTek 8188 afe clock ctrl + * + * Copyright (c) 2022 MediaTek Inc. + * Author: Bicycle Tsai + * Trevor Wu + * Chun-Chia Chiu + */ + +#include + +#include "mt8188-afe-common.h" +#include "mt8188-afe-clk.h" +#include "mt8188-audsys-clk.h" +#include "mt8188-reg.h" + +static const char *aud_clks[MT8188_CLK_NUM] =3D { + /* xtal */ + [MT8188_CLK_XTAL_26M] =3D "clk26m", + + /* pll */ + [MT8188_CLK_APMIXED_APLL1] =3D "apll1", + [MT8188_CLK_APMIXED_APLL2] =3D "apll2", + + /* divider */ + [MT8188_CLK_TOP_APLL12_DIV0] =3D "apll12_div0", + [MT8188_CLK_TOP_APLL12_DIV1] =3D "apll12_div1", + [MT8188_CLK_TOP_APLL12_DIV2] =3D "apll12_div2", + [MT8188_CLK_TOP_APLL12_DIV3] =3D "apll12_div3", + [MT8188_CLK_TOP_APLL12_DIV9] =3D "apll12_div9", + + /* mux */ + [MT8188_CLK_TOP_A1SYS_HP_SEL] =3D "top_a1sys_hp", + [MT8188_CLK_TOP_AUD_INTBUS_SEL] =3D "top_aud_intbus", + [MT8188_CLK_TOP_AUDIO_H_SEL] =3D "top_audio_h", + [MT8188_CLK_TOP_AUDIO_LOCAL_BUS_SEL] =3D "top_audio_local_bus", + [MT8188_CLK_TOP_DPTX_M_SEL] =3D "top_dptx", + [MT8188_CLK_TOP_I2SO1_M_SEL] =3D "top_i2so1", + [MT8188_CLK_TOP_I2SO2_M_SEL] =3D "top_i2so2", + [MT8188_CLK_TOP_I2SI1_M_SEL] =3D "top_i2si1", + [MT8188_CLK_TOP_I2SI2_M_SEL] =3D "top_i2si2", + + /* clock gate */ + [MT8188_CLK_ADSP_AUDIO_26M] =3D "adsp_audio_26m", + /* afe clock gate */ + [MT8188_CLK_AUD_AFE] =3D "aud_afe", + [MT8188_CLK_AUD_APLL1_TUNER] =3D "aud_apll1_tuner", + [MT8188_CLK_AUD_APLL2_TUNER] =3D "aud_apll2_tuner", + [MT8188_CLK_AUD_APLL] =3D "aud_apll", + [MT8188_CLK_AUD_APLL2] =3D "aud_apll2", + [MT8188_CLK_AUD_DAC] =3D "aud_dac", + [MT8188_CLK_AUD_ADC] =3D "aud_adc", + [MT8188_CLK_AUD_DAC_HIRES] =3D "aud_dac_hires", + [MT8188_CLK_AUD_A1SYS_HP] =3D "aud_a1sys_hp", + [MT8188_CLK_AUD_ADC_HIRES] =3D "aud_adc_hires", + [MT8188_CLK_AUD_I2SIN] =3D "aud_i2sin", + [MT8188_CLK_AUD_TDM_IN] =3D "aud_tdm_in", + [MT8188_CLK_AUD_I2S_OUT] =3D "aud_i2s_out", + [MT8188_CLK_AUD_TDM_OUT] =3D "aud_tdm_out", + [MT8188_CLK_AUD_HDMI_OUT] =3D "aud_hdmi_out", + [MT8188_CLK_AUD_ASRC11] =3D "aud_asrc11", + [MT8188_CLK_AUD_ASRC12] =3D "aud_asrc12", + [MT8188_CLK_AUD_A1SYS] =3D "aud_a1sys", + [MT8188_CLK_AUD_A2SYS] =3D "aud_a2sys", + [MT8188_CLK_AUD_PCMIF] =3D "aud_pcmif", + [MT8188_CLK_AUD_MEMIF_UL1] =3D "aud_memif_ul1", + [MT8188_CLK_AUD_MEMIF_UL2] =3D "aud_memif_ul2", + [MT8188_CLK_AUD_MEMIF_UL3] =3D "aud_memif_ul3", + [MT8188_CLK_AUD_MEMIF_UL4] =3D "aud_memif_ul4", + [MT8188_CLK_AUD_MEMIF_UL5] =3D "aud_memif_ul5", + [MT8188_CLK_AUD_MEMIF_UL6] =3D "aud_memif_ul6", + [MT8188_CLK_AUD_MEMIF_UL8] =3D "aud_memif_ul8", + [MT8188_CLK_AUD_MEMIF_UL9] =3D "aud_memif_ul9", + [MT8188_CLK_AUD_MEMIF_UL10] =3D "aud_memif_ul10", + [MT8188_CLK_AUD_MEMIF_DL2] =3D "aud_memif_dl2", + [MT8188_CLK_AUD_MEMIF_DL3] =3D "aud_memif_dl3", + [MT8188_CLK_AUD_MEMIF_DL6] =3D "aud_memif_dl6", + [MT8188_CLK_AUD_MEMIF_DL7] =3D "aud_memif_dl7", + [MT8188_CLK_AUD_MEMIF_DL8] =3D "aud_memif_dl8", + [MT8188_CLK_AUD_MEMIF_DL10] =3D "aud_memif_dl10", + [MT8188_CLK_AUD_MEMIF_DL11] =3D "aud_memif_dl11", +}; + +struct mt8188_afe_tuner_cfg { + unsigned int id; + int apll_div_reg; + unsigned int apll_div_shift; + unsigned int apll_div_maskbit; + unsigned int apll_div_default; + int ref_ck_sel_reg; + unsigned int ref_ck_sel_shift; + unsigned int ref_ck_sel_maskbit; + unsigned int ref_ck_sel_default; + int tuner_en_reg; + unsigned int tuner_en_shift; + unsigned int tuner_en_maskbit; + int upper_bound_reg; + unsigned int upper_bound_shift; + unsigned int upper_bound_maskbit; + unsigned int upper_bound_default; + spinlock_t ctrl_lock; /* lock for apll tuner ctrl*/ + int ref_cnt; +}; + +static struct mt8188_afe_tuner_cfg + mt8188_afe_tuner_cfgs[MT8188_AUD_PLL_NUM] =3D { + [MT8188_AUD_PLL1] =3D { + .id =3D MT8188_AUD_PLL1, + .apll_div_reg =3D AFE_APLL_TUNER_CFG, + .apll_div_shift =3D 4, + .apll_div_maskbit =3D 0xf, + .apll_div_default =3D 0x7, + .ref_ck_sel_reg =3D AFE_APLL_TUNER_CFG, + .ref_ck_sel_shift =3D 1, + .ref_ck_sel_maskbit =3D 0x3, + .ref_ck_sel_default =3D 0x2, + .tuner_en_reg =3D AFE_APLL_TUNER_CFG, + .tuner_en_shift =3D 0, + .tuner_en_maskbit =3D 0x1, + .upper_bound_reg =3D AFE_APLL_TUNER_CFG, + .upper_bound_shift =3D 8, + .upper_bound_maskbit =3D 0xff, + .upper_bound_default =3D 0x3, + }, + [MT8188_AUD_PLL2] =3D { + .id =3D MT8188_AUD_PLL2, + .apll_div_reg =3D AFE_APLL_TUNER_CFG1, + .apll_div_shift =3D 4, + .apll_div_maskbit =3D 0xf, + .apll_div_default =3D 0x7, + .ref_ck_sel_reg =3D AFE_APLL_TUNER_CFG1, + .ref_ck_sel_shift =3D 1, + .ref_ck_sel_maskbit =3D 0x3, + .ref_ck_sel_default =3D 0x1, + .tuner_en_reg =3D AFE_APLL_TUNER_CFG1, + .tuner_en_shift =3D 0, + .tuner_en_maskbit =3D 0x1, + .upper_bound_reg =3D AFE_APLL_TUNER_CFG1, + .upper_bound_shift =3D 8, + .upper_bound_maskbit =3D 0xff, + .upper_bound_default =3D 0x3, + }, + [MT8188_AUD_PLL3] =3D { + .id =3D MT8188_AUD_PLL3, + .apll_div_reg =3D AFE_EARC_APLL_TUNER_CFG, + .apll_div_shift =3D 4, + .apll_div_maskbit =3D 0x3f, + .apll_div_default =3D 0x3, + .ref_ck_sel_reg =3D AFE_EARC_APLL_TUNER_CFG, + .ref_ck_sel_shift =3D 24, + .ref_ck_sel_maskbit =3D 0x3, + .ref_ck_sel_default =3D 0x0, + .tuner_en_reg =3D AFE_EARC_APLL_TUNER_CFG, + .tuner_en_shift =3D 0, + .tuner_en_maskbit =3D 0x1, + .upper_bound_reg =3D AFE_EARC_APLL_TUNER_CFG, + .upper_bound_shift =3D 12, + .upper_bound_maskbit =3D 0xff, + .upper_bound_default =3D 0x4, + }, + [MT8188_AUD_PLL4] =3D { + .id =3D MT8188_AUD_PLL4, + .apll_div_reg =3D AFE_SPDIFIN_APLL_TUNER_CFG, + .apll_div_shift =3D 4, + .apll_div_maskbit =3D 0x3f, + .apll_div_default =3D 0x7, + .ref_ck_sel_reg =3D AFE_SPDIFIN_APLL_TUNER_CFG1, + .ref_ck_sel_shift =3D 8, + .ref_ck_sel_maskbit =3D 0x1, + .ref_ck_sel_default =3D 0, + .tuner_en_reg =3D AFE_SPDIFIN_APLL_TUNER_CFG, + .tuner_en_shift =3D 0, + .tuner_en_maskbit =3D 0x1, + .upper_bound_reg =3D AFE_SPDIFIN_APLL_TUNER_CFG, + .upper_bound_shift =3D 12, + .upper_bound_maskbit =3D 0xff, + .upper_bound_default =3D 0x4, + }, + [MT8188_AUD_PLL5] =3D { + .id =3D MT8188_AUD_PLL5, + .apll_div_reg =3D AFE_LINEIN_APLL_TUNER_CFG, + .apll_div_shift =3D 4, + .apll_div_maskbit =3D 0x3f, + .apll_div_default =3D 0x3, + .ref_ck_sel_reg =3D AFE_LINEIN_APLL_TUNER_CFG, + .ref_ck_sel_shift =3D 24, + .ref_ck_sel_maskbit =3D 0x1, + .ref_ck_sel_default =3D 0, + .tuner_en_reg =3D AFE_LINEIN_APLL_TUNER_CFG, + .tuner_en_shift =3D 0, + .tuner_en_maskbit =3D 0x1, + .upper_bound_reg =3D AFE_LINEIN_APLL_TUNER_CFG, + .upper_bound_shift =3D 12, + .upper_bound_maskbit =3D 0xff, + .upper_bound_default =3D 0x4, + }, +}; + +static struct mt8188_afe_tuner_cfg *mt8188_afe_found_apll_tuner(unsigned i= nt id) +{ + if (id >=3D MT8188_AUD_PLL_NUM) + return NULL; + + return &mt8188_afe_tuner_cfgs[id]; +} + +static int mt8188_afe_init_apll_tuner(unsigned int id) +{ + struct mt8188_afe_tuner_cfg *cfg =3D mt8188_afe_found_apll_tuner(id); + + if (!cfg) + return -EINVAL; + + cfg->ref_cnt =3D 0; + spin_lock_init(&cfg->ctrl_lock); + + return 0; +} + +static int mt8188_afe_setup_apll_tuner(struct mtk_base_afe *afe, unsigned = int id) +{ + const struct mt8188_afe_tuner_cfg *cfg =3D mt8188_afe_found_apll_tuner(id= ); + + if (!cfg) + return -EINVAL; + + regmap_update_bits(afe->regmap, + cfg->apll_div_reg, + cfg->apll_div_maskbit << cfg->apll_div_shift, + cfg->apll_div_default << cfg->apll_div_shift); + + regmap_update_bits(afe->regmap, + cfg->ref_ck_sel_reg, + cfg->ref_ck_sel_maskbit << cfg->ref_ck_sel_shift, + cfg->ref_ck_sel_default << cfg->ref_ck_sel_shift); + + regmap_update_bits(afe->regmap, + cfg->upper_bound_reg, + cfg->upper_bound_maskbit << cfg->upper_bound_shift, + cfg->upper_bound_default << cfg->upper_bound_shift); + + return 0; +} + +static int mt8188_afe_enable_tuner_clk(struct mtk_base_afe *afe, + unsigned int id) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + switch (id) { + case MT8188_AUD_PLL1: + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL]); + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL1_TUNER]); + break; + case MT8188_AUD_PLL2: + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL2]); + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL2_TUNER]); + break; + default: + return -EINVAL; + } + + return 0; +} + +static int mt8188_afe_disable_tuner_clk(struct mtk_base_afe *afe, + unsigned int id) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + switch (id) { + case MT8188_AUD_PLL1: + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL1_TUNER]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL]); + break; + case MT8188_AUD_PLL2: + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL2_TUNER]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_APLL2]); + break; + default: + return -EINVAL; + } + + return 0; +} + +static int mt8188_afe_enable_apll_tuner(struct mtk_base_afe *afe, unsigned= int id) +{ + struct mt8188_afe_tuner_cfg *cfg =3D mt8188_afe_found_apll_tuner(id); + unsigned long flags; + int ret; + + if (!cfg) + return -EINVAL; + + ret =3D mt8188_afe_setup_apll_tuner(afe, id); + if (ret) + return ret; + + ret =3D mt8188_afe_enable_tuner_clk(afe, id); + if (ret) + return ret; + + spin_lock_irqsave(&cfg->ctrl_lock, flags); + + cfg->ref_cnt++; + if (cfg->ref_cnt =3D=3D 1) + regmap_update_bits(afe->regmap, + cfg->tuner_en_reg, + cfg->tuner_en_maskbit << cfg->tuner_en_shift, + BIT(cfg->tuner_en_shift)); + + spin_unlock_irqrestore(&cfg->ctrl_lock, flags); + + return 0; +} + +static int mt8188_afe_disable_apll_tuner(struct mtk_base_afe *afe, unsigne= d int id) +{ + struct mt8188_afe_tuner_cfg *cfg =3D mt8188_afe_found_apll_tuner(id); + unsigned long flags; + int ret; + + if (!cfg) + return -EINVAL; + + spin_lock_irqsave(&cfg->ctrl_lock, flags); + + cfg->ref_cnt--; + if (cfg->ref_cnt =3D=3D 0) + regmap_update_bits(afe->regmap, + cfg->tuner_en_reg, + cfg->tuner_en_maskbit << cfg->tuner_en_shift, + 0 << cfg->tuner_en_shift); + else if (cfg->ref_cnt < 0) + cfg->ref_cnt =3D 0; + + spin_unlock_irqrestore(&cfg->ctrl_lock, flags); + + ret =3D mt8188_afe_disable_tuner_clk(afe, id); + if (ret) + return ret; + + return 0; +} + +int mt8188_afe_get_mclk_source_clk_id(int sel) +{ + switch (sel) { + case MT8188_MCK_SEL_26M: + return MT8188_CLK_XTAL_26M; + case MT8188_MCK_SEL_APLL1: + return MT8188_CLK_APMIXED_APLL1; + case MT8188_MCK_SEL_APLL2: + return MT8188_CLK_APMIXED_APLL2; + default: + return -EINVAL; + } +} + +int mt8188_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + int clk_id =3D mt8188_afe_get_mclk_source_clk_id(apll); + + if (clk_id < 0) { + dev_dbg(afe->dev, "invalid clk id\n"); + return 0; + } + + return clk_get_rate(afe_priv->clk[clk_id]); +} + +int mt8188_afe_get_default_mclk_source_by_rate(int rate) +{ + return ((rate % 8000) =3D=3D 0) ? + MT8188_MCK_SEL_APLL1 : MT8188_MCK_SEL_APLL2; +} + +int mt8188_afe_init_clock(struct mtk_base_afe *afe) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + int i, ret; + + ret =3D mt8188_audsys_clk_register(afe); + if (ret) { + dev_err(afe->dev, "register audsys clk fail %d\n", ret); + return ret; + } + + afe_priv->clk =3D + devm_kcalloc(afe->dev, MT8188_CLK_NUM, sizeof(*afe_priv->clk), + GFP_KERNEL); + if (!afe_priv->clk) + return -ENOMEM; + + for (i =3D 0; i < MT8188_CLK_NUM; i++) { + afe_priv->clk[i] =3D devm_clk_get(afe->dev, aud_clks[i]); + if (IS_ERR(afe_priv->clk[i])) { + dev_err(afe->dev, "%s(), devm_clk_get %s fail, ret %ld\n", + __func__, aud_clks[i], + PTR_ERR(afe_priv->clk[i])); + return PTR_ERR(afe_priv->clk[i]); + } + } + + /* initial tuner */ + for (i =3D 0; i < MT8188_AUD_PLL_NUM; i++) { + ret =3D mt8188_afe_init_apll_tuner(i); + if (ret) { + dev_info(afe->dev, "%s(), init apll_tuner%d failed", + __func__, (i + 1)); + return -EINVAL; + } + } + + return 0; +} + +void mt8188_afe_deinit_clock(void *priv) +{ + struct mtk_base_afe *afe =3D priv; + + mt8188_audsys_clk_unregister(afe); +} + +int mt8188_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk) +{ + int ret; + + if (clk) { + ret =3D clk_prepare_enable(clk); + if (ret) { + dev_dbg(afe->dev, "%s(), failed to enable clk\n", + __func__); + return ret; + } + } else { + dev_dbg(afe->dev, "NULL clk\n"); + } + return 0; +} +EXPORT_SYMBOL_GPL(mt8188_afe_enable_clk); + +void mt8188_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk) +{ + if (clk) + clk_disable_unprepare(clk); + else + dev_dbg(afe->dev, "NULL clk\n"); +} +EXPORT_SYMBOL_GPL(mt8188_afe_disable_clk); + +int mt8188_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk, + unsigned int rate) +{ + int ret; + + if (clk) { + ret =3D clk_set_rate(clk, rate); + if (ret) { + dev_dbg(afe->dev, "%s(), failed to set clk rate\n", + __func__); + return ret; + } + } + + return 0; +} + +int mt8188_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk, + struct clk *parent) +{ + int ret; + + if (clk && parent) { + ret =3D clk_set_parent(clk, parent); + if (ret) { + dev_dbg(afe->dev, "%s(), failed to set clk parent\n", + __func__); + return ret; + } + } + + return 0; +} + +static unsigned int get_top_cg_reg(unsigned int cg_type) +{ + switch (cg_type) { + case MT8188_TOP_CG_A1SYS_TIMING: + case MT8188_TOP_CG_A2SYS_TIMING: + case MT8188_TOP_CG_26M_TIMING: + return ASYS_TOP_CON; + default: + return 0; + } +} + +static unsigned int get_top_cg_mask(unsigned int cg_type) +{ + switch (cg_type) { + case MT8188_TOP_CG_A1SYS_TIMING: + return ASYS_TOP_CON_A1SYS_TIMING_ON; + case MT8188_TOP_CG_A2SYS_TIMING: + return ASYS_TOP_CON_A2SYS_TIMING_ON; + case MT8188_TOP_CG_26M_TIMING: + return ASYS_TOP_CON_26M_TIMING_ON; + default: + return 0; + } +} + +static unsigned int get_top_cg_on_val(unsigned int cg_type) +{ + switch (cg_type) { + case MT8188_TOP_CG_A1SYS_TIMING: + case MT8188_TOP_CG_A2SYS_TIMING: + case MT8188_TOP_CG_26M_TIMING: + return get_top_cg_mask(cg_type); + default: + return 0; + } +} + +static unsigned int get_top_cg_off_val(unsigned int cg_type) +{ + switch (cg_type) { + case MT8188_TOP_CG_A1SYS_TIMING: + case MT8188_TOP_CG_A2SYS_TIMING: + case MT8188_TOP_CG_26M_TIMING: + return 0; + default: + return get_top_cg_mask(cg_type); + } +} + +static int mt8188_afe_enable_top_cg(struct mtk_base_afe *afe, unsigned int= cg_type) +{ + unsigned int reg =3D get_top_cg_reg(cg_type); + unsigned int mask =3D get_top_cg_mask(cg_type); + unsigned int val =3D get_top_cg_on_val(cg_type); + + regmap_update_bits(afe->regmap, reg, mask, val); + + return 0; +} + +static int mt8188_afe_disable_top_cg(struct mtk_base_afe *afe, unsigned in= t cg_type) +{ + unsigned int reg =3D get_top_cg_reg(cg_type); + unsigned int mask =3D get_top_cg_mask(cg_type); + unsigned int val =3D get_top_cg_off_val(cg_type); + + regmap_update_bits(afe->regmap, reg, mask, val); + + return 0; +} + +int mt8188_afe_enable_reg_rw_clk(struct mtk_base_afe *afe) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + /* bus clock for AFE external access, like DRAM */ + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_TOP_AUDIO_LOCAL_BUS_S= EL]); + + /* bus clock for AFE internal access, like AFE SRAM */ + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_TOP_AUD_INTBUS_SEL]); + + /* audio 26m clock source */ + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_ADSP_AUDIO_26M]); + + /* AFE hw clock */ + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_AFE]); + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS_HP]); + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS]); + + return 0; +} + +int mt8188_afe_disable_reg_rw_clk(struct mtk_base_afe *afe) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS_HP]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_AFE]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_ADSP_AUDIO_26M]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_TOP_AUD_INTBUS_SEL]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_TOP_AUDIO_LOCAL_BUS_= SEL]); + + return 0; +} + +static int mt8188_afe_enable_afe_on(struct mtk_base_afe *afe) +{ + regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x1); + return 0; +} + +static int mt8188_afe_disable_afe_on(struct mtk_base_afe *afe) +{ + regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x0); + return 0; +} + +static int mt8188_afe_enable_timing_sys(struct mtk_base_afe *afe) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS]); + mt8188_afe_enable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A2SYS]); + + mt8188_afe_enable_top_cg(afe, MT8188_TOP_CG_A1SYS_TIMING); + mt8188_afe_enable_top_cg(afe, MT8188_TOP_CG_A2SYS_TIMING); + mt8188_afe_enable_top_cg(afe, MT8188_TOP_CG_26M_TIMING); + + return 0; +} + +static int mt8188_afe_disable_timing_sys(struct mtk_base_afe *afe) +{ + struct mt8188_afe_private *afe_priv =3D afe->platform_priv; + + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A1SYS]); + mt8188_afe_disable_clk(afe, afe_priv->clk[MT8188_CLK_AUD_A2SYS]); + + mt8188_afe_disable_top_cg(afe, MT8188_TOP_CG_26M_TIMING); + mt8188_afe_disable_top_cg(afe, MT8188_TOP_CG_A2SYS_TIMING); + mt8188_afe_disable_top_cg(afe, MT8188_TOP_CG_A1SYS_TIMING); + + return 0; +} + +int mt8188_afe_enable_main_clock(struct mtk_base_afe *afe) +{ + mt8188_afe_enable_timing_sys(afe); + + mt8188_afe_enable_afe_on(afe); + + mt8188_afe_enable_apll_tuner(afe, MT8188_AUD_PLL1); + mt8188_afe_enable_apll_tuner(afe, MT8188_AUD_PLL2); + + return 0; +} + +int mt8188_afe_disable_main_clock(struct mtk_base_afe *afe) +{ + mt8188_afe_disable_apll_tuner(afe, MT8188_AUD_PLL2); + mt8188_afe_disable_apll_tuner(afe, MT8188_AUD_PLL1); + + mt8188_afe_disable_afe_on(afe); + + mt8188_afe_disable_timing_sys(afe); + + return 0; +} diff --git a/sound/soc/mediatek/mt8188/mt8188-afe-clk.h b/sound/soc/mediate= k/mt8188/mt8188-afe-clk.h new file mode 100644 index 000000000000..084fdfb1d877 --- /dev/null +++ b/sound/soc/mediatek/mt8188/mt8188-afe-clk.h @@ -0,0 +1,115 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * mt8188-afe-clk.h -- MediaTek 8188 afe clock ctrl definition + * + * Copyright (c) 2022 MediaTek Inc. + * Author: Bicycle Tsai + * Trevor Wu + * Chun-Chia Chiu + */ + +#ifndef _MT8188_AFE_CLK_H_ +#define _MT8188_AFE_CLK_H_ + +enum { + /* xtal */ + MT8188_CLK_XTAL_26M, + /* pll */ + MT8188_CLK_APMIXED_APLL1, + MT8188_CLK_APMIXED_APLL2, + /* divider */ + MT8188_CLK_TOP_APLL12_DIV0, + MT8188_CLK_TOP_APLL12_DIV1, + MT8188_CLK_TOP_APLL12_DIV2, + MT8188_CLK_TOP_APLL12_DIV3, + MT8188_CLK_TOP_APLL12_DIV9, + /* mux */ + MT8188_CLK_TOP_A1SYS_HP_SEL, + MT8188_CLK_TOP_AUD_INTBUS_SEL, + MT8188_CLK_TOP_AUDIO_H_SEL, + MT8188_CLK_TOP_AUDIO_LOCAL_BUS_SEL, + MT8188_CLK_TOP_DPTX_M_SEL, + MT8188_CLK_TOP_I2SO1_M_SEL, + MT8188_CLK_TOP_I2SO2_M_SEL, + MT8188_CLK_TOP_I2SI1_M_SEL, + MT8188_CLK_TOP_I2SI2_M_SEL, + /* clock gate */ + MT8188_CLK_ADSP_AUDIO_26M, + MT8188_CLK_AUD_AFE, + MT8188_CLK_AUD_APLL1_TUNER, + MT8188_CLK_AUD_APLL2_TUNER, + MT8188_CLK_AUD_TOP0_SPDF, + MT8188_CLK_AUD_APLL, + MT8188_CLK_AUD_APLL2, + MT8188_CLK_AUD_DAC, + MT8188_CLK_AUD_ADC, + MT8188_CLK_AUD_DAC_HIRES, + MT8188_CLK_AUD_A1SYS_HP, + MT8188_CLK_AUD_ADC_HIRES, + MT8188_CLK_AUD_I2SIN, + MT8188_CLK_AUD_TDM_IN, + MT8188_CLK_AUD_I2S_OUT, + MT8188_CLK_AUD_TDM_OUT, + MT8188_CLK_AUD_HDMI_OUT, + MT8188_CLK_AUD_ASRC11, + MT8188_CLK_AUD_ASRC12, + MT8188_CLK_AUD_A1SYS, + MT8188_CLK_AUD_A2SYS, + MT8188_CLK_AUD_PCMIF, + MT8188_CLK_AUD_MEMIF_UL1, + MT8188_CLK_AUD_MEMIF_UL2, + MT8188_CLK_AUD_MEMIF_UL3, + MT8188_CLK_AUD_MEMIF_UL4, + MT8188_CLK_AUD_MEMIF_UL5, + MT8188_CLK_AUD_MEMIF_UL6, + MT8188_CLK_AUD_MEMIF_UL8, + MT8188_CLK_AUD_MEMIF_UL9, + MT8188_CLK_AUD_MEMIF_UL10, + MT8188_CLK_AUD_MEMIF_DL2, + MT8188_CLK_AUD_MEMIF_DL3, + MT8188_CLK_AUD_MEMIF_DL6, + MT8188_CLK_AUD_MEMIF_DL7, + MT8188_CLK_AUD_MEMIF_DL8, + MT8188_CLK_AUD_MEMIF_DL10, + MT8188_CLK_AUD_MEMIF_DL11, + MT8188_CLK_NUM, +}; + +enum { + MT8188_AUD_PLL1, + MT8188_AUD_PLL2, + MT8188_AUD_PLL3, + MT8188_AUD_PLL4, + MT8188_AUD_PLL5, + MT8188_AUD_PLL_NUM, +}; + +enum { + MT8188_MCK_SEL_26M, + MT8188_MCK_SEL_APLL1, + MT8188_MCK_SEL_APLL2, + MT8188_MCK_SEL_APLL3, + MT8188_MCK_SEL_APLL4, + MT8188_MCK_SEL_APLL5, + MT8188_MCK_SEL_NUM, +}; + +struct mtk_base_afe; + +int mt8188_afe_get_mclk_source_clk_id(int sel); +int mt8188_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll); +int mt8188_afe_get_default_mclk_source_by_rate(int rate); +int mt8188_afe_init_clock(struct mtk_base_afe *afe); +void mt8188_afe_deinit_clock(void *priv); +int mt8188_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk); +void mt8188_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk); +int mt8188_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk, + unsigned int rate); +int mt8188_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk, + struct clk *parent); +int mt8188_afe_enable_main_clock(struct mtk_base_afe *afe); +int mt8188_afe_disable_main_clock(struct mtk_base_afe *afe); +int mt8188_afe_enable_reg_rw_clk(struct mtk_base_afe *afe); +int mt8188_afe_disable_reg_rw_clk(struct mtk_base_afe *afe); + +#endif --=20 2.18.0