From nobody Sat Sep 21 04:27:49 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 564D8C6FD1F for ; Tue, 7 Mar 2023 12:41:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229736AbjCGMl3 (ORCPT ); Tue, 7 Mar 2023 07:41:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229688AbjCGMlU (ORCPT ); Tue, 7 Mar 2023 07:41:20 -0500 Received: from mail-wr1-x42e.google.com (mail-wr1-x42e.google.com [IPv6:2a00:1450:4864:20::42e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B2B27B11F for ; Tue, 7 Mar 2023 04:41:18 -0800 (PST) Received: by mail-wr1-x42e.google.com with SMTP id r18so11987370wrx.1 for ; Tue, 07 Mar 2023 04:41:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; t=1678192876; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=y2OOo+pfMehtdt61ClnrNN4eJg07+4uqh4vAlRtdVDM=; b=t+iCrtVwYmXqVdAOWAa7/XjG7gzjZ1vHvBnEMS2znGVTMyY/buNzrsP8/TIwW0iy5A zjpZ/Lvp96EimEV4FcrjOQkEgmoYTtNy41KE4E0PDzFmlPUwLxzCPIVixOpiCDf+Mqo3 yblCliPsP5zKKFVn+L22jzucDeSuNs+7PUw8/EbKnbjwLciA6/wzNYulZ4vJsZOzEauF bvmrKczEh5fWp+1N0BPnhTsomwoelVr5vpPM/mzppRF9eKGHgEHG2AT3ghasCGIccV3p UlFp/JXPaHa87Qe7fW8/uZDcV4CGp4zCzgDEUMI8KMLlT6lpcN1BIkZg8cR7+vM3OKkZ aFlw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1678192876; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=y2OOo+pfMehtdt61ClnrNN4eJg07+4uqh4vAlRtdVDM=; b=kv7N0bNr/9hi17HCiWs1k5WFerkiW4lztUaL3mM873y0SHlIB2MjTRZpwnHXJdzP4m HJgnqvJm7hmmwL5/61F8d69ADl4r5G8hCSQxwd1Mmwtvlc2ztqAvyS8AMYgcNkSNNIw4 WflHZ2dhCXihIe9vzHQk5yqAPedlio9WxXeA5lDSx9ug1dXObOzGM1awwMHU58Du59oj iQG5sUXNxf4Xw0LLOTTpRyT1DPwZ2MJiANW6dIc4Hf4PXsUvYK+ehj6CQ7qIqQYwf8aJ 94A4f5FN3DVlmTWWpcMTzoEs5MA1EIPXjsAj9Q7njnVoljclSkfbGUH58HsDmPKuNqzy NmqQ== X-Gm-Message-State: AO0yUKXy/NkKoHvzeLf5Bg8jRzDLJ+rVGvk9pqH0UaejLq3ShUMQNv9D dbBr7XzWHY0o0R4z/lZEPP33rQ== X-Google-Smtp-Source: AK7set/+NNqSqU0bfdG9m+kpc/KOAP/7Ta2xFg2yAgQeYkWjx5v4TAuJO8pie/okaqgvHEAPq6s30w== X-Received: by 2002:a5d:5746:0:b0:2c9:5dd8:2978 with SMTP id q6-20020a5d5746000000b002c95dd82978mr9414849wrw.59.1678192876653; Tue, 07 Mar 2023 04:41:16 -0800 (PST) Received: from [127.0.1.1] (laubervilliers-658-1-213-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.googlemail.com with ESMTPSA id w9-20020a05600018c900b002c5a1bd5280sm12434670wrq.95.2023.03.07.04.41.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Mar 2023 04:41:16 -0800 (PST) From: Alexandre Mergnat Date: Tue, 07 Mar 2023 13:41:07 +0100 Subject: [PATCH v4 1/2] arm64: dts: mediatek: add i2c support for mt8365 SoC MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20221122-mt8365-i2c-support-v4-1-885ad3301d5a@baylibre.com> References: <20221122-mt8365-i2c-support-v4-0-885ad3301d5a@baylibre.com> In-Reply-To: <20221122-mt8365-i2c-support-v4-0-885ad3301d5a@baylibre.com> To: Rob Herring , Krzysztof Kozlowski , Qii Wang , Matthias Brugger Cc: linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, AngeloGioacchino Del Regno , devicetree@vger.kernel.org, Alexandre Mergnat , Fabien Parent , Rob Herring , linux-kernel@vger.kernel.org, linux-i2c@vger.kernel.org X-Mailer: b4 0.10.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=2699; i=amergnat@baylibre.com; h=from:subject:message-id; bh=u+MtjyWPgh4jPQn4QvtpwirJ4T/DfAOJHsOpg52IJ9U=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBkBzDqCiWuVUZenZTJHFBYtVy0B5IyQnJXC+uVZ9IP OirqWTuJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZAcw6gAKCRArRkmdfjHURT4AD/ 9wYMx1vHjoOrKmlL7xjPDPSTvpxLJZf/NXsVj37zs7wt+ueBvxUem49Dxy1ChEA0UEip6Tt0x8r4tR Kd7nC8peqX2AoLfK7HFkiQ1QL8y1r1WC/IRQZofDQAwri2iN2TcTCaxKBiRttPQikbRycbw6xoR1Rq YvotJdmNGUOzxpi0lIURHfkWFSBG/2eNJRAr5cRXrxv1PkgXl7nGSNSNQU10P2pkXTA3+oE2FqxizR GGQNhUqN0PSzwnC3PsZomQgFCLnh+jj+yWgk3Ju6jSiDPdWFMYygAH7XiFtSNH6FrlODYqSDUZbiaC w3rRYdc25p47Q5W9d48jNpVvVguNx793pdG1Xqig5iYkGOID8+dJkza1mqQDSU/DB+R7PHt2WWxSNu kZlpVXSqgijHOqbYEE9jiKLSClpqHuKE10iODGIaYpQfVpCiNXNf+Ejz+iWdvuxguul+ta23esEnMU DVx9B5rcigh3xVI3nUOfybn8GqU+MCjHma5+m/bLOmIMHA4Ih3dh6PwT+laGOen53v/mH+jN9R1mLu XRcnvzSsk9v+FSW0b+yMeR8+6+mo4kRxtMhSbFho1HDCtbDdtGhcTf3fbHuI9/CfwNwnbAZgwnObPp bcLHAx37v+aHN4V1Q4UX8jT4Xe4WFNMj0yiu90hzQaqkKmUG//rn7BJlxAvg== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There are four I2C master channels in MT8365 with a same HW architecture. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Alexandre Mergnat --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 48 ++++++++++++++++++++++++++++= ++++ 1 file changed, 48 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts= /mediatek/mt8365.dtsi index 15ac4c1f0966..b70f4d256f63 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -282,6 +282,42 @@ pwm: pwm@11006000 { clock-names =3D "top", "main", "pwm1", "pwm2", "pwm3"; }; =20 + i2c0: i2c@11007000 { + compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; + reg =3D <0 0x11007000 0 0xa0>, <0 0x11000080 0 0x80>; + interrupts =3D ; + clock-div =3D <1>; + clocks =3D <&infracfg CLK_IFR_I2C0_AXI>, <&infracfg CLK_IFR_AP_DMA>; + clock-names =3D "main", "dma"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c1: i2c@11008000 { + compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; + reg =3D <0 0x11008000 0 0xa0>, <0 0x11000100 0 0x80>; + interrupts =3D ; + clock-div =3D <1>; + clocks =3D <&infracfg CLK_IFR_I2C1_AXI>, <&infracfg CLK_IFR_AP_DMA>; + clock-names =3D "main", "dma"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c2: i2c@11009000 { + compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; + reg =3D <0 0x11009000 0 0xa0>, <0 0x11000180 0 0x80>; + interrupts =3D ; + clock-div =3D <1>; + clocks =3D <&infracfg CLK_IFR_I2C2_AXI>, <&infracfg CLK_IFR_AP_DMA>; + clock-names =3D "main", "dma"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + spi: spi@1100a000 { compatible =3D "mediatek,mt8365-spi", "mediatek,mt7622-spi"; reg =3D <0 0x1100a000 0 0x100>; @@ -295,6 +331,18 @@ spi: spi@1100a000 { status =3D "disabled"; }; =20 + i2c3: i2c@1100f000 { + compatible =3D "mediatek,mt8365-i2c", "mediatek,mt8168-i2c"; + reg =3D <0 0x1100f000 0 0xa0>, <0 0x11000200 0 0x80>; + interrupts =3D ; + clock-div =3D <1>; + clocks =3D <&infracfg CLK_IFR_I2C3_AXI>, <&infracfg CLK_IFR_AP_DMA>; + clock-names =3D "main", "dma"; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + ssusb: usb@11201000 { compatible =3D "mediatek,mt8365-mtu3", "mediatek,mtu3"; reg =3D <0 0x11201000 0 0x2e00>, <0 0x11203e00 0 0x0100>; --=20 b4 0.10.1