From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2505BC4332F for ; Tue, 15 Nov 2022 13:31:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229899AbiKONbS (ORCPT ); Tue, 15 Nov 2022 08:31:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60586 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229509AbiKONbP (ORCPT ); Tue, 15 Nov 2022 08:31:15 -0500 Received: from mail-ed1-x531.google.com (mail-ed1-x531.google.com [IPv6:2a00:1450:4864:20::531]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D84D9E88 for ; Tue, 15 Nov 2022 05:31:13 -0800 (PST) Received: by mail-ed1-x531.google.com with SMTP id f7so21861134edc.6 for ; Tue, 15 Nov 2022 05:31:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=BI4uKN83KwpFv+aZH8WcfU1uC+N8zfagUkvOFMX2f/0=; b=paG/2fJENIvm8NnWAawUhhBzGSPdHRUpmbX4bOrjkAokwgW0r0gNTXCK9Zf+jwsSax k8F1TG1paJuubjAzS5iLwmaEavsKZkxKPlXnDnjEok59ScH5ZjSdN+xtgF6dasadbWXl R/nbD24qHP7qcJ/VBNcX68QJhF60mKMl8CBp1Oxc6oMngar7Uh6Ec427ORMXsM93P1xQ VlTuH6S5YVIScNueY0JEMKkQ1JinpLtVv712a7i/XwL26wZ+aaK+POyI8QMHqxzUkd1F ftru4A7QfO8njAqTbaYU1NgA4Nkvbi6IKQXydF95oYdU225WFkcxZqO0bF4FaLef0XNA JMlw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=BI4uKN83KwpFv+aZH8WcfU1uC+N8zfagUkvOFMX2f/0=; b=U/HQJV/2cZorUpB3vdfjTq5ngr2VKvg2A4UQTMY8lnbXVkV7H9Kp85K0ShoEkrqrLq /SlgCXPbNLWJ9ojvCH/03Y28glZpSgOMflDsMxvLvAoMPOU76ThJ5bNRfxPft+F7kSZE ISTIlFqJeRZvFYmp5xDqlIvUn4NtQ2rVmv/wCXtchohsfW+wub/rQMjtDBa8w0zj9n5n g3mPirJO8yIlXXo2DJUXFxqmvXAwxaLu4lq/DQSLXu3tVpcrb9rbluieh+XSHCBl1hYT QfvhxruY17YG7oF9JiFV1Ygk8+coUlo/RZ7wB/0z5AkJuhqDLyQYEu9qNb/OgaKq6R08 29MQ== X-Gm-Message-State: ANoB5pnKQq/bl4Xgu7hPqFtzHLWcg7m9YF2TE31yGgQcYuDi4HnZhrX9 i5oJBigZ5yB36L1iys7tWb3YWQ== X-Google-Smtp-Source: AA0mqf7JZToraL1ximlhe1IQa5XejnrUhUva884fFu71/bfihz2zI7eZX+2nHb5XQCXMz8jq9lSo7A== X-Received: by 2002:aa7:d64a:0:b0:45b:cb6b:c342 with SMTP id v10-20020aa7d64a000000b0045bcb6bc342mr15099503edr.282.1668519072342; Tue, 15 Nov 2022 05:31:12 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:11 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 01/12] dt-bindings: display: msm: Add qcom,sm8350-dpu binding Date: Tue, 15 Nov 2022 14:30:54 +0100 Message-Id: <20221115133105.980877-2-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Mobile Display Subsystem (MDSS) encapsulates sub-blocks like DPU display controller, DSI etc. Add YAML schema for DPU device tree bindings Signed-off-by: Robert Foss Reviewed-by: Rob Herring --- .../bindings/display/msm/qcom,sm8350-dpu.yaml | 120 ++++++++++++++++++ 1 file changed, 120 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/msm/qcom,sm83= 50-dpu.yaml diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml new file mode 100644 index 000000000000..120500395c9a --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,sm8350-dpu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM8350 Display DPU + +maintainers: + - Robert Foss + +$ref: /schemas/display/msm/dpu-common.yaml# + +properties: + compatible: + const: qcom,sm8350-dpu + + reg: + items: + - description: Address offset and size for mdp register set + - description: Address offset and size for vbif register set + + reg-names: + items: + - const: mdp + - const: vbif + + clocks: + items: + - description: Display hf axi clock + - description: Display sf axi clock + - description: Display ahb clock + - description: Display lut clock + - description: Display core clock + - description: Display vsync clock + + clock-names: + items: + - const: bus + - const: nrt_bus + - const: iface + - const: lut + - const: core + - const: vsync + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + + display-controller@ae01000 { + compatible =3D "qcom,sm8350-dpu"; + reg =3D <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd SM8350_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpu_intf1_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz =3D /bits/ 64 <345000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz =3D /bits/ 64 <460000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; +... --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7C609C433FE for ; Tue, 15 Nov 2022 13:31:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230155AbiKONbW (ORCPT ); Tue, 15 Nov 2022 08:31:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60638 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229821AbiKONbR (ORCPT ); Tue, 15 Nov 2022 08:31:17 -0500 Received: from mail-ed1-x533.google.com (mail-ed1-x533.google.com [IPv6:2a00:1450:4864:20::533]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2DFDA10AE for ; Tue, 15 Nov 2022 05:31:16 -0800 (PST) Received: by mail-ed1-x533.google.com with SMTP id s5so5644186edc.12 for ; Tue, 15 Nov 2022 05:31:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=FkSozsWp9c5t2iKAtING9xKC9KYbh2luRizH7RgckuQ=; b=BlcueBQrvV0RSfA1DcAizAMRgf1Iosj/v2H0AsJnj46r9zOcURl/VGThkGnI3T2FO9 KCaBeDzRe/Q3Mmdcemh2qTLcCWImwwZHKNJffOxQjPjr7hhev1T9Kni4/HKlXGmtBUgz 9bDJ1H3hXsjvAO6SQ5ymWLwPL4sTK8b9X8eSjXamMcMKRgdeQYQbB/ZvLh7MKbu34AAn nI+UZE+s7F8y3HZXd14OFOyEOl0MwaycOIXUdS0PHcmcvyUUaiIy/4YUz41Ft/9DV/YL rUzYNhCtWw0rlNa4Eaosb9PRZzSI6kweqrEdIY6L6EVNWyheh0Fp62i7NoLee/BfdqjN NeaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FkSozsWp9c5t2iKAtING9xKC9KYbh2luRizH7RgckuQ=; b=a3bRhw3M+w68cZKW0ecQagnAkDmw72qou6YQpN/4fkDxoLQvvSTrZuUdN23X/76iWC 9XBzJclCybZHYiOYpd/4hVCnRYyGvcTY1hyCoTbGZReJ/+0nZ+ST3iJ64RfwopHWkjiO Nb8iDG1jvbpYY3AbIkmcPzN0Bg1RhyQ46NpYNxloFFdZFcfNq3Cich8GycGN975f3if4 m4IboZY8/v6TDJgBbscIvDx01GSL1PiX8o3tD+KZTEg/KzaJb0t+pyVty90CPLFAT521 3R7Z8ky/Bo4mwGYMaO2ngk5MgG2VCEod2EvELUXkbbH8P/MtgSm595qXHKvHaSOvJS+y NjVw== X-Gm-Message-State: ANoB5pny3QDtwfSuvQ5y/dBirtZnOo9GfD70Ei0qHBgQ7PSMXuqypknl 6abmo591qRISwG2EANi9/t5dZw== X-Google-Smtp-Source: AA0mqf6GSmVCIg9OtUh3htm0KkE4fmwNQJY7sD+mjRQN1kg56TabYCGjNWEByvuHkd9Qtxe+dJg2Bw== X-Received: by 2002:a50:9eaa:0:b0:461:86b7:7627 with SMTP id a39-20020a509eaa000000b0046186b77627mr15473583edf.180.1668519074655; Tue, 15 Nov 2022 05:31:14 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:13 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 02/12] dt-bindings: display: msm: Add qcom,sm8350-mdss binding Date: Tue, 15 Nov 2022 14:30:55 +0100 Message-Id: <20221115133105.980877-3-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Mobile Display Subsystem (MDSS) encapsulates sub-blocks like DPU display controller, DSI etc. Add YAML schema for MDSS device tree bindings Signed-off-by: Robert Foss --- .../display/msm/qcom,sm8350-mdss.yaml | 240 ++++++++++++++++++ 1 file changed, 240 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/msm/qcom,sm83= 50-mdss.yaml diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml new file mode 100644 index 000000000000..9a0694853576 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml @@ -0,0 +1,240 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,sm8350-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM8350 Display MDSS + +maintainers: + - Robert Foss + +description: + Device tree bindings for MSM Mobile Display Subsystem(MDSS) that encapsu= lates + sub-blocks like DPU display controller, DSI and DP interfaces etc. Devic= e tree + bindings of MDSS are mentioned for SM8350 target. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + items: + - const: qcom,sm8350-mdss + + clocks: + items: + - description: Display AHB clock from gcc + - description: Display hf axi clock + - description: Display sf axi clock + - description: Display core clock + + clock-names: + items: + - const: iface + - const: bus + - const: nrt_bus + - const: core + + iommus: + maxItems: 1 + + interconnects: + maxItems: 2 + + interconnect-names: + maxItems: 2 + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,sm8350-dpu + + "^dsi@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,mdss-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,dsi-phy-5nm-8350 + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,sm8350-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + + interconnects =3D <&mmss_noc MASTER_MDP0 0 &mc_virt SLAVE_EBI1 0>, + <&mmss_noc MASTER_MDP1 0 &mc_virt SLAVE_EBI1 0>; + interconnect-names =3D "mdp0-mem", "mdp1-mem"; + + power-domains =3D <&dispcc MDSS_GDSC>; + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names =3D "iface", "bus", "nrt_bus", "core"; + + iommus =3D <&apps_smmu 0x820 0x402>; + + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + display-controller@ae01000 { + compatible =3D "qcom,sm8350-dpu"; + reg =3D <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd SM8350_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpu_intf1_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz =3D /bits/ 64 <345000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz =3D /bits/ 64 <460000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + dsi0: dsi@ae94000 { + compatible =3D "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae94000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss>; + interrupts =3D <4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&dsi0_phy 0>, + <&dsi0_phy 1>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SM8350_MMCX>; + + phys =3D <&dsi0_phy>; + phy-names =3D "dsi"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_out: endpoint { + }; + }; + }; + }; + + dsi0_phy: phy@ae94400 { + compatible =3D "qcom,dsi-phy-5nm-8350"; + reg =3D <0x0ae94400 0x200>, + <0x0ae94600 0x280>, + <0x0ae94900 0x260>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + vdds-supply =3D <&vreg_l5b_0p88>; + }; + }; +... --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B97EDC433FE for ; Tue, 15 Nov 2022 13:31:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229769AbiKONb2 (ORCPT ); Tue, 15 Nov 2022 08:31:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60672 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230013AbiKONbT (ORCPT ); Tue, 15 Nov 2022 08:31:19 -0500 Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 67883DFC5 for ; Tue, 15 Nov 2022 05:31:17 -0800 (PST) Received: by mail-ed1-x52c.google.com with SMTP id s12so21838772edd.5 for ; Tue, 15 Nov 2022 05:31:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=hrGveRHtb758Cq8dNpj5YeNPoOq0dxmeWZsx/PFkuqU=; b=U3Lu6RQx8ai/jJm4ibT2pDLvRLRyr0a0Pi5ndEpjjtGQR24t0cShQmbGk0IeNjW14W 6QlkSm8oNE4aqWl7pmxflwBCtCPZu2wA5WUDYdkfZ9nlb+Tc3CoMAzpjVVd1A8wJOVKc 9esdf52FG/qsDUiNb2tFGU46BsKQWjqntwIKwqd4KASMXAfu23WF8iDqnGFizdG41WQM XC8tnackopXr90tiUkOUOgYhLYgd3qbSYgIcIxJbqwmXy4Jbz4HBQ8XZN9wRcqSKUcgQ g3mhkn4o5Gk22t82pKKIHu40sz6Xs1m76WiF2sNdT4hqyBlTIW30yleMYBNb1wxlYsHx Jd7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hrGveRHtb758Cq8dNpj5YeNPoOq0dxmeWZsx/PFkuqU=; b=DzJr8UZ7yqeZuzl3xmlbNkgY/n8DXAIrroFdXh3c3F7saZMU4aWTAJ84fG/ylET7ll ZF769+P7Sdekm1y8Y4sAldYDmOY+ZQdCY92rnq0vtJlRyDouV6dNmJ1hKVlKxZaUi69c 6I8y+ALHfMjLXweNwiv89dju4O0sZZQgTZHJtjt6lIt9qeaDN1t0MtAJfcHRI/ULN6lx zIPPwpFQY2dIBdTydn+KDA60+v79kD+jOX+yxBzD+l604+87QzURcuRFT9PjLMzQKhLu 5pboIC44sX7X2mwm4zeymymL3NdQ8ldP1e+tkwwRVkBjs5HTohjOU26GpVsCRi442yEy HWxQ== X-Gm-Message-State: ANoB5pkYfaQHi0+9PbMI+HKEFFeqG3KAGnGyBVNGJQ/6mAnxHjnVvLhE XKHHacBNSBvM4yiDC2BTukfEBA== X-Google-Smtp-Source: AA0mqf5IglNWuhzmLuEOo1wEUQKN3RLItrJFb/suDsHE2tWdBZYCnN5udverXmrzIjmoIegD5667kw== X-Received: by 2002:aa7:c90b:0:b0:467:4b3d:f2ed with SMTP id b11-20020aa7c90b000000b004674b3df2edmr15219917edt.101.1668519076868; Tue, 15 Nov 2022 05:31:16 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:16 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 03/12] drm/msm/dpu: Refactor sc7280_pp location Date: Tue, 15 Nov 2022 14:30:56 +0100 Message-Id: <20221115133105.980877-4-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The sc7280_pp declaration is not located by the other _pp declarations, but rather hidden around the _merge_3d declarations. Let's fix this to avoid confusion. Signed-off-by: Robert Foss Reviewed-by: Dmitry Baryshkov Reviewed-by: Abhinav Kumar --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 4dac90ee5b8a..8f2d634f7b6b 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -1294,6 +1294,13 @@ static const struct dpu_pingpong_cfg sm8150_pp[] =3D= { -1), }; =20 +static const struct dpu_pingpong_cfg sc7280_pp[] =3D { + PP_BLK("pingpong_0", PINGPONG_0, 0x59000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_1", PINGPONG_1, 0x6a000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_2", PINGPONG_2, 0x6b000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, 0, sc7280_pp_sblk, -1, -1), +}; + static struct dpu_pingpong_cfg qcm2290_pp[] =3D { PP_BLK("pingpong_0", PINGPONG_0, 0x70000, 0, sdm845_pp_sblk, DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), @@ -1352,13 +1359,6 @@ static const struct dpu_merge_3d_cfg sm8450_merge_3d= [] =3D { MERGE_3D_BLK("merge_3d_3", MERGE_3D_3, 0x65f00), }; =20 -static const struct dpu_pingpong_cfg sc7280_pp[] =3D { - PP_BLK("pingpong_0", PINGPONG_0, 0x59000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_1", PINGPONG_1, 0x6a000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_2", PINGPONG_2, 0x6b000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, 0, sc7280_pp_sblk, -1, -1), -}; - /************************************************************* * DSC sub blocks config *************************************************************/ --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 02356C43217 for ; Tue, 15 Nov 2022 13:31:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229969AbiKONbl (ORCPT ); Tue, 15 Nov 2022 08:31:41 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60808 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232736AbiKONbY (ORCPT ); Tue, 15 Nov 2022 08:31:24 -0500 Received: from mail-ej1-x62a.google.com (mail-ej1-x62a.google.com [IPv6:2a00:1450:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9CFC713EAF for ; Tue, 15 Nov 2022 05:31:20 -0800 (PST) Received: by mail-ej1-x62a.google.com with SMTP id y14so36034030ejd.9 for ; Tue, 15 Nov 2022 05:31:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=60J6YpBfVilRUORvhXPxIOaXKPiiERNKFAXSAGCydos=; b=yUAE9/Osta8S/ownO4YjDqh6oKqTpSboj6jZJ2Jymwj+y+kgKjYXhtH/2T/hgGn2wv Na9J1zLw7yJ+F/2dvYlTpkK4vC8e85Aw21FQjJdZ/vOF8LMGJWaM//iN/oTPmer7Q8/n VLhchoap09p19RgDnPRmJmM1uDzkPS8C0zJADMMf1ZQ4f4Voy67EDEtzn+OjasAOKds8 omDm9gbI8FCggpYGhEyMqEUAu7yCSNVfMqv9A2GW7YGbVfqjj2qe4liT1D/RdqX4ungr 2wck6qxde3Z17cBeZrWae21dB5tBVwAllmS3dbEThWy4b58TuR6DE7l34rA5/AcJb15d bFFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=60J6YpBfVilRUORvhXPxIOaXKPiiERNKFAXSAGCydos=; b=u3ILdZKP5g9Z+pTOOvviBfVEjQRag7qJmdoxorVegsYDzxn823ALwloNwtNFdneJCI nJdMNGIc8ugkhj24YhZmzvAKNhZOsBL+bdsVdWbkQhsj1so0C8wBRBu0W9tc87GLF/JD pbtXcPkgr+fn1JUVfesyeKQHG+A1F3zGNlpeES+ssoUIveGyqGGfG1a1h2tPgWg2qRJV cCxRNzlFFQR5yY2T/Q++jzpMmS34uhW1AsRKC8Cy1vrMcI9ntaaAD+5hSBTnL/0I5Xqg NOLLndpoHBPHclitAtb7MGdauyP8f7LsVPF5EsJ6cxBsAZmDFQITgvH2uKbzxTfd/GUC 6BJQ== X-Gm-Message-State: ANoB5pmbGW7/g2JkfNxH1cJTEKa9CZJuygKZ0mGwiQ6o+EOixVTBaYPJ PxVphzg1pjYA4KeSQA94dhHEfQ== X-Google-Smtp-Source: AA0mqf7CYKu9fhoJC08rEN60R87I9eSJLYd76MG+oyTfzYQSrb9EIg3UXo3QJgnIZz1mk2j7us0jhA== X-Received: by 2002:a17:906:5a0c:b0:7ad:86f9:14c7 with SMTP id mx12-20020a1709065a0c00b007ad86f914c7mr13469989ejc.300.1668519079112; Tue, 15 Nov 2022 05:31:19 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:18 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 04/12] drm/msm/dpu: Add SM8350 to hw catalog Date: Tue, 15 Nov 2022 14:30:57 +0100 Message-Id: <20221115133105.980877-5-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add compatibility for SM8350 display subsystem, including required entries in DPU hw catalog. Signed-off-by: Robert Foss --- .../gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 196 ++++++++++++++++++ .../gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + 2 files changed, 197 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 8f2d634f7b6b..e21ef7d912a0 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -112,6 +112,15 @@ BIT(MDP_INTF3_INTR) | \ BIT(MDP_INTF4_INTR)) =20 +#define IRQ_SM8350_MASK (BIT(MDP_SSPP_TOP0_INTR) | \ + BIT(MDP_SSPP_TOP0_INTR2) | \ + BIT(MDP_SSPP_TOP0_HIST_INTR) | \ + BIT(MDP_INTF0_7xxx_INTR) | \ + BIT(MDP_INTF1_7xxx_INTR) | \ + BIT(MDP_INTF2_7xxx_INTR) | \ + BIT(MDP_INTF3_7xxx_INTR) | \ + 0) + #define IRQ_SC8180X_MASK (BIT(MDP_SSPP_TOP0_INTR) | \ BIT(MDP_SSPP_TOP0_INTR2) | \ BIT(MDP_SSPP_TOP0_HIST_INTR) | \ @@ -375,6 +384,20 @@ static const struct dpu_caps sm8250_dpu_caps =3D { .pixel_ram_size =3D DEFAULT_PIXEL_RAM_SIZE, }; =20 +static const struct dpu_caps sm8350_dpu_caps =3D { + .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, + .max_mixer_blendstages =3D 0xb, + .qseed_type =3D DPU_SSPP_SCALER_QSEED3LITE, + .smart_dma_rev =3D DPU_SSPP_SMART_DMA_V2, /* TODO: v2.5 */ + .ubwc_version =3D DPU_HW_UBWC_VER_40, + .has_src_split =3D true, + .has_dim_layer =3D true, + .has_idle_pc =3D true, + .has_3d_merge =3D true, + .max_linewidth =3D 4096, + .pixel_ram_size =3D DEFAULT_PIXEL_RAM_SIZE, +}; + static const struct dpu_caps sm8450_dpu_caps =3D { .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, .max_mixer_blendstages =3D 0xb, @@ -526,6 +549,33 @@ static const struct dpu_mdp_cfg sm8250_mdp[] =3D { }, }; =20 +static const struct dpu_mdp_cfg sm8350_mdp[] =3D { + { + .name =3D "top_0", .id =3D MDP_TOP, + .base =3D 0x0, .len =3D 0x494, + .features =3D 0, + .highest_bank_bit =3D 0x3, /* TODO: 2 for LP_DDR4 */ + .clk_ctrls[DPU_CLK_CTRL_VIG0] =3D { + .reg_off =3D 0x2AC, .bit_off =3D 0}, + .clk_ctrls[DPU_CLK_CTRL_VIG1] =3D { + .reg_off =3D 0x2B4, .bit_off =3D 0}, + .clk_ctrls[DPU_CLK_CTRL_VIG2] =3D { + .reg_off =3D 0x2BC, .bit_off =3D 0}, + .clk_ctrls[DPU_CLK_CTRL_VIG3] =3D { + .reg_off =3D 0x2C4, .bit_off =3D 0}, + .clk_ctrls[DPU_CLK_CTRL_DMA0] =3D { + .reg_off =3D 0x2AC, .bit_off =3D 8}, + .clk_ctrls[DPU_CLK_CTRL_DMA1] =3D { + .reg_off =3D 0x2B4, .bit_off =3D 8}, + .clk_ctrls[DPU_CLK_CTRL_CURSOR0] =3D { + .reg_off =3D 0x2BC, .bit_off =3D 8}, + .clk_ctrls[DPU_CLK_CTRL_CURSOR1] =3D { + .reg_off =3D 0x2C4, .bit_off =3D 8}, + .clk_ctrls[DPU_CLK_CTRL_REG_DMA] =3D { + .reg_off =3D 0x2BC, .bit_off =3D 20}, + }, +}; + static const struct dpu_mdp_cfg sm8450_mdp[] =3D { { .name =3D "top_0", .id =3D MDP_TOP, @@ -711,6 +761,45 @@ static const struct dpu_ctl_cfg sm8150_ctl[] =3D { }, }; =20 +static const struct dpu_ctl_cfg sm8350_ctl[] =3D { + { + .name =3D "ctl_0", .id =3D CTL_0, + .base =3D 0x15000, .len =3D 0x1e8, + .features =3D BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), + }, + { + .name =3D "ctl_1", .id =3D CTL_1, + .base =3D 0x16000, .len =3D 0x1e8, + .features =3D BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), + }, + { + .name =3D "ctl_2", .id =3D CTL_2, + .base =3D 0x17000, .len =3D 0x1e8, + .features =3D CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), + }, + { + .name =3D "ctl_3", .id =3D CTL_3, + .base =3D 0x18000, .len =3D 0x1e8, + .features =3D CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), + }, + { + .name =3D "ctl_4", .id =3D CTL_4, + .base =3D 0x19000, .len =3D 0x1e8, + .features =3D CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), + }, + { + .name =3D "ctl_5", .id =3D CTL_5, + .base =3D 0x1a000, .len =3D 0x1e8, + .features =3D CTL_SC7280_MASK, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), + }, +}; + static const struct dpu_ctl_cfg sm8450_ctl[] =3D { { .name =3D "ctl_0", .id =3D CTL_0, @@ -1301,6 +1390,27 @@ static const struct dpu_pingpong_cfg sc7280_pp[] =3D= { PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, 0, sc7280_pp_sblk, -1, -1), }; =20 +static const struct dpu_pingpong_cfg sm8350_pp[] =3D { + PP_BLK_TE("pingpong_0", PINGPONG_0, 0x69000, MERGE_3D_0, sdm845_pp_sblk_t= e, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12)), + PP_BLK_TE("pingpong_1", PINGPONG_1, 0x6a000, MERGE_3D_0, sdm845_pp_sblk_t= e, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9), + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13)), + PP_BLK("pingpong_2", PINGPONG_2, 0x6b000, MERGE_3D_1, sdm845_pp_sblk, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10), + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 14)), + PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, MERGE_3D_1, sdm845_pp_sblk, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11), + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 15)), + PP_BLK("pingpong_4", PINGPONG_4, 0x6d000, MERGE_3D_2, sdm845_pp_sblk, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), + -1), + PP_BLK("pingpong_5", PINGPONG_5, 0x6e000, MERGE_3D_2, sdm845_pp_sblk, + DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31), + -1), +}; + static struct dpu_pingpong_cfg qcm2290_pp[] =3D { PP_BLK("pingpong_0", PINGPONG_0, 0x70000, 0, sdm845_pp_sblk, DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), @@ -1352,6 +1462,12 @@ static const struct dpu_merge_3d_cfg sm8150_merge_3d= [] =3D { MERGE_3D_BLK("merge_3d_2", MERGE_3D_2, 0x83200), }; =20 +static const struct dpu_merge_3d_cfg sm8350_merge_3d[] =3D { + MERGE_3D_BLK("merge_3d_0", MERGE_3D_0, 0x4e000), + MERGE_3D_BLK("merge_3d_1", MERGE_3D_1, 0x4f000), + MERGE_3D_BLK("merge_3d_2", MERGE_3D_2, 0x50000), +}; + static const struct dpu_merge_3d_cfg sm8450_merge_3d[] =3D { MERGE_3D_BLK("merge_3d_0", MERGE_3D_0, 0x4e000), MERGE_3D_BLK("merge_3d_1", MERGE_3D_1, 0x4f000), @@ -1376,6 +1492,12 @@ static struct dpu_dsc_cfg sdm845_dsc[] =3D { DSC_BLK("dsc_3", DSC_3, 0x80c00), }; =20 +static struct dpu_dsc_cfg sm8350_dsc[] =3D { + DSC_BLK("dsc_0", DSC_0, 0x80000), + DSC_BLK("dsc_1", DSC_1, 0x81000), + DSC_BLK("dsc_2", DSC_2, 0x82000), +}; + /************************************************************* * INTF sub blocks config *************************************************************/ @@ -1423,6 +1545,13 @@ static const struct dpu_intf_cfg sc7280_intf[] =3D { INTF_BLK("intf_5", INTF_5, 0x39000, INTF_DP, MSM_DP_CONTROLLER_1, 24, INT= F_SC7280_MASK, MDP_SSPP_TOP0_INTR, 22, 23), }; =20 +static const struct dpu_intf_cfg sm8350_intf[] =3D { + INTF_BLK("intf_0", INTF_0, 0x34000, INTF_DP, MSM_DP_CONTROLLER_0, 24, INT= F_SC7280_MASK, MDP_SSPP_TOP0_INTR, 24, 25), + INTF_BLK("intf_1", INTF_1, 0x35000, INTF_DSI, 0, 24, INTF_SC7280_MASK, MD= P_SSPP_TOP0_INTR, 26, 27), + INTF_BLK("intf_2", INTF_2, 0x36000, INTF_DSI, 1, 24, INTF_SC7280_MASK, MD= P_SSPP_TOP0_INTR, 28, 29), + INTF_BLK("intf_3", INTF_3, 0x37000, INTF_DP, MSM_DP_CONTROLLER_1, 24, INT= F_SC7280_MASK, MDP_SSPP_TOP0_INTR, 30, 31), +}; + static const struct dpu_intf_cfg sc8180x_intf[] =3D { INTF_BLK("intf_0", INTF_0, 0x6A000, INTF_DP, MSM_DP_CONTROLLER_0, 24, INT= F_SC7180_MASK, MDP_SSPP_TOP0_INTR, 24, 25), INTF_BLK("intf_1", INTF_1, 0x6A800, INTF_DSI, 0, 24, INTF_SC7180_MASK, MD= P_SSPP_TOP0_INTR, 26, 27), @@ -1558,6 +1687,14 @@ static const struct dpu_reg_dma_cfg sm8250_regdma = =3D { .clk_ctrl =3D DPU_CLK_CTRL_REG_DMA, }; =20 +static const struct dpu_reg_dma_cfg sm8350_regdma =3D { + .base =3D 0x0, + .version =3D 0x00020000, + .trigger_sel_off =3D 0x119c, + .xin_id =3D 7, + .clk_ctrl =3D DPU_CLK_CTRL_REG_DMA, +}; + static const struct dpu_reg_dma_cfg sm8450_regdma =3D { .base =3D 0x0, .version =3D 0x00020000, @@ -1899,6 +2036,36 @@ static const struct dpu_perf_cfg sc7280_perf_data = =3D { .bw_inefficiency_factor =3D 120, }; =20 +static const struct dpu_perf_cfg sm8350_perf_data =3D { + .max_bw_low =3D 11800000, + .max_bw_high =3D 18200000, + .min_core_ib =3D 2500000, + .min_llcc_ib =3D 0, + .min_dram_ib =3D 800000, + .min_prefill_lines =3D 40, + /* FIXME: lut tables */ + .danger_lut_tbl =3D {0x3ffff, 0x3ffff, 0x0}, + .safe_lut_tbl =3D {0xfe00, 0xfe00, 0xffff}, + .qos_lut_tbl =3D { + {.nentry =3D ARRAY_SIZE(sc7180_qos_linear), + .entries =3D sc7180_qos_linear + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_macrotile), + .entries =3D sc7180_qos_macrotile + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_nrt), + .entries =3D sc7180_qos_nrt + }, + /* TODO: macrotile-qseed is different from macrotile */ + }, + .cdp_cfg =3D { + {.rd_enable =3D 1, .wr_enable =3D 1}, + {.rd_enable =3D 1, .wr_enable =3D 0} + }, + .clk_inefficiency_factor =3D 105, + .bw_inefficiency_factor =3D 120, +}; + static const struct dpu_perf_cfg qcm2290_perf_data =3D { .max_bw_low =3D 2700000, .max_bw_high =3D 2700000, @@ -2075,6 +2242,34 @@ static const struct dpu_mdss_cfg sm8250_dpu_cfg =3D { .mdss_irqs =3D IRQ_SM8250_MASK, }; =20 +static const struct dpu_mdss_cfg sm8350_dpu_cfg =3D { + .caps =3D &sm8350_dpu_caps, + .mdp_count =3D ARRAY_SIZE(sm8350_mdp), + .mdp =3D sm8350_mdp, + .ctl_count =3D ARRAY_SIZE(sm8350_ctl), + .ctl =3D sm8350_ctl, + .sspp_count =3D ARRAY_SIZE(sm8250_sspp), + .sspp =3D sm8250_sspp, + .mixer_count =3D ARRAY_SIZE(sm8150_lm), + .mixer =3D sm8150_lm, + .dspp_count =3D ARRAY_SIZE(sm8150_dspp), + .dspp =3D sm8150_dspp, + .pingpong_count =3D ARRAY_SIZE(sm8350_pp), + .pingpong =3D sm8350_pp, + .dsc_count =3D ARRAY_SIZE(sm8350_dsc), + .dsc =3D sm8350_dsc, + .merge_3d_count =3D ARRAY_SIZE(sm8350_merge_3d), + .merge_3d =3D sm8350_merge_3d, + .intf_count =3D ARRAY_SIZE(sm8350_intf), + .intf =3D sm8350_intf, + .vbif_count =3D ARRAY_SIZE(sdm845_vbif), + .vbif =3D sdm845_vbif, + .reg_dma_count =3D 1, + .dma_cfg =3D &sm8250_regdma, + .perf =3D &sm8350_perf_data, + .mdss_irqs =3D IRQ_SM8350_MASK, +}; + static const struct dpu_mdss_cfg sm8450_dpu_cfg =3D { .caps =3D &sm8450_dpu_caps, .mdp_count =3D ARRAY_SIZE(sm8450_mdp), @@ -2158,6 +2353,7 @@ static const struct dpu_mdss_hw_cfg_handler cfg_handl= er[] =3D { { .hw_rev =3D DPU_HW_VER_600, .dpu_cfg =3D &sm8250_dpu_cfg}, { .hw_rev =3D DPU_HW_VER_620, .dpu_cfg =3D &sc7180_dpu_cfg}, { .hw_rev =3D DPU_HW_VER_650, .dpu_cfg =3D &qcm2290_dpu_cfg}, + { .hw_rev =3D DPU_HW_VER_700, .dpu_cfg =3D &sm8350_dpu_cfg}, { .hw_rev =3D DPU_HW_VER_720, .dpu_cfg =3D &sc7280_dpu_cfg}, { .hw_rev =3D DPU_HW_VER_810, .dpu_cfg =3D &sm8450_dpu_cfg}, }; diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index 664c4876f44a..5335123a0289 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -45,6 +45,7 @@ #define DPU_HW_VER_600 DPU_HW_VER(6, 0, 0) /* sm8250 */ #define DPU_HW_VER_620 DPU_HW_VER(6, 2, 0) /* sc7180 v1.0 */ #define DPU_HW_VER_650 DPU_HW_VER(6, 5, 0) /* qcm2290|sm4125 */ +#define DPU_HW_VER_700 DPU_HW_VER(7, 0, 0) /* sm8350 */ #define DPU_HW_VER_720 DPU_HW_VER(7, 2, 0) /* sc7280 */ #define DPU_HW_VER_810 DPU_HW_VER(8, 1, 0) /* sm8450 */ =20 --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3425EC43217 for ; Tue, 15 Nov 2022 13:31:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232786AbiKONbr (ORCPT ); Tue, 15 Nov 2022 08:31:47 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60736 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238172AbiKONbZ (ORCPT ); Tue, 15 Nov 2022 08:31:25 -0500 Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ADA2917426 for ; Tue, 15 Nov 2022 05:31:22 -0800 (PST) Received: by mail-ej1-x635.google.com with SMTP id y14so36034238ejd.9 for ; Tue, 15 Nov 2022 05:31:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=ikVD0DfwFm4BefZfjV8KlOgWa9wgGHVQ5qduHZ3YKJI=; b=PE7uRPgaiWYfakw4e6KcbrSlzatqeCcJWPHhvYxs+/WDKX1pa86HBfti+/k53G4vir irgyjrd0gQrnxfGVHbF3BDjCQjos932n7Mwr0Ka2s0eMO3IUYSAEc+R/NCAHgjNWADFG Vycpi9u3L8J705xdsumy/W1/90lpuy7VtgN5dAi7f4jNsp3GUI8NDfi+4W09C9mYd+L/ Lzk7iLA0hOC+QYdI2SsG66iu3A5K+fJ9lE0hFt4zk2OHx0vfihjsZ+kRJlKD2ALCKImd 6meYgtuEB0beytabcnr+KRzE3MysmyyQPxieDiETdHkXJnZjc4JsiX0ALQZ4E3IXOeva HLNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ikVD0DfwFm4BefZfjV8KlOgWa9wgGHVQ5qduHZ3YKJI=; b=x5g5eb/8I3MC6sXnuJyzkOG5uKKa3Jfe3Rd181CQOjXoLJ6dsAehcqzyhJ/945uknn uGh1tGokXEGb/HBvlFqYSbQTkGmPfgO1wWPCbIZN6JN2sC7MeO7t2cnSB6Z97GD3OILz qTZtqJjP+TlPwiUcq8gOmjh2yz7UKUHDn1Kjv/nDIzWmijYvnkojmwpUGPD/f1lUkSqU qqyvlKTKsFWz6cOzCNVlyOKtodOVUl4UWjnyNkbH0tSW1Z0sW95nKKpyg/dx1RI/GNXW pgvE9s84YaUizYqvGaxWqzDC0RyjJvTwwr9Ksx5W+/nzQAYRGGdsufLm9wy/6srfqvvi AOeg== X-Gm-Message-State: ANoB5pkiplLJG5u/OWPnO2WK35m86MkdqoyKtPxc2Noms+fte6X7pDHY 9IVoKtWCwOP57DcATx4Zdc0q8w== X-Google-Smtp-Source: AA0mqf5SCn1NbVl6jOU2e2xAbnXFfDwN0M70dzTbImWetVatVDa9OMJTM8H+PoahN/Hm4bSJj/wQOA== X-Received: by 2002:a17:906:8d06:b0:78d:8d70:8bf8 with SMTP id rv6-20020a1709068d0600b0078d8d708bf8mr13369479ejc.15.1668519081002; Tue, 15 Nov 2022 05:31:21 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:20 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 05/12] drm/msm/dpu: Add support for SM8350 Date: Tue, 15 Nov 2022 14:30:58 +0100 Message-Id: <20221115133105.980877-6-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add compatibles string, "qcom,sm8350-dpu", for the display processing unit used on Qualcomm SM8350 platform. Signed-off-by: Robert Foss --- drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c b/drivers/gpu/drm/msm/= disp/dpu1/dpu_kms.c index 9827914dc096..6048bfae0824 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c @@ -1322,6 +1322,7 @@ static const struct of_device_id dpu_dt_match[] =3D { { .compatible =3D "qcom,sc8180x-dpu", }, { .compatible =3D "qcom,sm8150-dpu", }, { .compatible =3D "qcom,sm8250-dpu", }, + { .compatible =3D "qcom,sm8350-dpu", }, { .compatible =3D "qcom,sm8450-dpu", }, {} }; --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 81CC8C433FE for ; Tue, 15 Nov 2022 13:32:17 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238396AbiKONb4 (ORCPT ); Tue, 15 Nov 2022 08:31:56 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60864 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238209AbiKONb0 (ORCPT ); Tue, 15 Nov 2022 08:31:26 -0500 Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0C25B19C23 for ; Tue, 15 Nov 2022 05:31:25 -0800 (PST) Received: by mail-ej1-x62f.google.com with SMTP id n20so15436089ejh.0 for ; Tue, 15 Nov 2022 05:31:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=FA6VZLr8EX+1LwmM9brJgk2AqL1UbJ0XsUIaiz9n7JY=; b=nilNDcO+Dvh/GNaQwv21UPwBlAYUKgxhJWDnVkZyC1w8s7CF6k2t4w/0Oe7Zc+QTKM OmSEcOwqrjlJBLTueyUKYQLCg9VlfK9fcIWjt49uHPUrsBcMuxsZxWJIrCHVYakcoBRN q/Vrfcu+vF+s1p7v2rsRo6IA6PK78R6L/XRw7ufmKqIpj/mP0hO7JtSR7ICUW5T2RD9P UQN23qjsr1Z3qmHuIlULhQBDbi9cUTsLGZ830607AXHX5XutJ9q+nRbLk5gt6vqjeeIO gM/vkwpe0xLTKDdr2PFiyDdcjH/ENbqRcg5Gn651+Nse0JxNccOfiIQb8WTm8Vfl8jyp Nsjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FA6VZLr8EX+1LwmM9brJgk2AqL1UbJ0XsUIaiz9n7JY=; b=PD3OGhzJB2dwfVcVu1Z22cJePkaBMnHYJlyLglI2CJDdVc3X0S26klUFCaUPhx5Bau 75eLALS8tSA+b8v7Jlc/oVlfz6CCZITvhorIDFrltmRDM/cZEGUze4KxQyoNSpjRxk9q JO/k87pm9LtvYBgJWB2k/M/LC5EwYjN/LRRtWe3YI+dyMzr5Y6057PGgVfhqxqQvG7JS +qJ665EXEYT4bPIhW8DgALNXCpibdZHOHZ6rj9/wAutNOBi6gmLS8Qpb331nVWtt0GFk jhJPVIZexUcZpTZeVkjLo5h3ImDhfQCpd2SRHUsCF87rMD+G3nDOxR9nx824rhOvwieN fCIQ== X-Gm-Message-State: ANoB5plBhWgaVVkeLC+i/Ez7hb1SpTwJh9/35+NEvEGOLr3ZZeCczG3Z dmbtuYszUv2WEFwJdQYAnzvuXA== X-Google-Smtp-Source: AA0mqf58K0nPUdH2ACUFBZHTyMf/y7B8YjJoerLelKr40QVkELpRuDuR1ymQIBx+Ahyxm2R6iSD2Ag== X-Received: by 2002:a17:907:20a5:b0:78c:9b67:6655 with SMTP id pw5-20020a17090720a500b0078c9b676655mr13338211ejb.90.1668519084603; Tue, 15 Nov 2022 05:31:24 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:24 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 06/12] drm/msm: Add support for SM8350 Date: Tue, 15 Nov 2022 14:30:59 +0100 Message-Id: <20221115133105.980877-7-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add compatibles string, "qcom,sm8350-mdss", for the multimedia display subsystem unit used on Qualcomm SM8350 platform. Signed-off-by: Robert Foss --- drivers/gpu/drm/msm/msm_mdss.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/gpu/drm/msm/msm_mdss.c b/drivers/gpu/drm/msm/msm_mdss.c index a2264fb517a1..39746b972cdd 100644 --- a/drivers/gpu/drm/msm/msm_mdss.c +++ b/drivers/gpu/drm/msm/msm_mdss.c @@ -293,6 +293,9 @@ static int msm_mdss_enable(struct msm_mdss *msm_mdss) /* UBWC_2_0 */ msm_mdss_setup_ubwc_dec_20(msm_mdss, 0x1e); break; + case DPU_HW_VER_700: + msm_mdss_setup_ubwc_dec_40(msm_mdss, UBWC_4_0, 6, 1, 1, 1); + break; case DPU_HW_VER_720: msm_mdss_setup_ubwc_dec_40(msm_mdss, UBWC_3_0, 6, 1, 1, 1); break; @@ -530,6 +533,7 @@ static const struct of_device_id mdss_dt_match[] =3D { { .compatible =3D "qcom,sc8180x-mdss" }, { .compatible =3D "qcom,sm8150-mdss" }, { .compatible =3D "qcom,sm8250-mdss" }, + { .compatible =3D "qcom,sm8350-mdss" }, { .compatible =3D "qcom,sm8450-mdss" }, {} }; --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 96850C4332F for ; Tue, 15 Nov 2022 13:32:17 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238443AbiKONcC (ORCPT ); Tue, 15 Nov 2022 08:32:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60816 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238256AbiKONbj (ORCPT ); Tue, 15 Nov 2022 08:31:39 -0500 Received: from mail-ej1-x62a.google.com (mail-ej1-x62a.google.com [IPv6:2a00:1450:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 274321B1E1 for ; Tue, 15 Nov 2022 05:31:27 -0800 (PST) Received: by mail-ej1-x62a.google.com with SMTP id ud5so36070627ejc.4 for ; Tue, 15 Nov 2022 05:31:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=tH0W6Q+n5Go7kNaJjIz/J403hZWvc6cemePnkkWb/v0=; b=rwmLzuaeuZxLziMdstt3ZlWCrJTMnD1Drbnq3TQ6wzln8zscBvLhrSMlWPAvvQWvhp lLec1hINnUAeZewBhl6TnUbB7yyqb8r70KY0N0vaxlN0DiCVFZNUfju92FgZuEoYAlYn y1cKeDMcr6sJ/Fwfc8739RHaLhRJsbsvdA18ofCX+iD4E0zTvlGtPGK6jO+CDFmEBY6b z9/wumRV4SXVZ9D5QWe3ven1ciBEDE7PfAr/6fNwhcoNOUBEG1ybWzN2yX8lTY0yvDP5 nuSh5E3z0PXzP5waHBJgE1cGaTidjHsPykJ/DZ0g1dKGzAMQD3TFWZcRs8AHBWIuL0Mv EMqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tH0W6Q+n5Go7kNaJjIz/J403hZWvc6cemePnkkWb/v0=; b=ycYqX82Unzmf6YkT/1utrsWRjZVNuigvG0TkKTvPYAdkt4OmQ7vwD3ah/V1bAyt5rv DpXlgF+EAZuWHMW7wMLXQtZQot2oee5TsHWO/cKoWtZfPiKPVmLZTco7UbrBaaFnkA1B qilhAtFFfn51YuXP6dubQNvlqg8xpXNsZmPHZc5UkM+SlP0zyZ4NhJU+tsMp7ZgqoAEM y9g47rKvOSrH8z3d1wvnIfXpj4ld/wPyQifDZ1+bwEHt28PzWz9ZoaiiO2HETjlhL5Kh EWbaCVh0ZxQwrnDuA07b2C2Lwv+FIb4ZW9RV2mkuCTrM2xTW3aoXnuJFhIFQRpHqAd2f k/hA== X-Gm-Message-State: ANoB5plUTzmZZmnbb/A1umGwbAt42g1P8iR+UrZyzuZdVtLww6mBeWmG i3ZndOZUMtRA2G16N/9edTfyEA== X-Google-Smtp-Source: AA0mqf7X5n354OwtrEEZ9tXy9HfRycCI6XGL6050kFmPw220RiQFtvRshnS0d6q5Km7eGiZwK4cl3Q== X-Received: by 2002:a17:906:18e2:b0:7a7:bf8c:1824 with SMTP id e2-20020a17090618e200b007a7bf8c1824mr14372248ejf.767.1668519086703; Tue, 15 Nov 2022 05:31:26 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:26 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 07/12] arm64: dts: qcom: sm8350: Add &tlmm gpio-line-names Date: Tue, 15 Nov 2022 14:31:00 +0100 Message-Id: <20221115133105.980877-8-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add GPIO line names as described by the sm8350-hdk schematic. Signed-off-by: Robert Foss --- arch/arm64/boot/dts/qcom/sm8350-hdk.dts | 205 ++++++++++++++++++++++++ 1 file changed, 205 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8350-hdk.dts index 0fcf5bd88fc7..e6deb08c6da0 100644 --- a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts @@ -233,6 +233,211 @@ &slpi { =20 &tlmm { gpio-reserved-ranges =3D <52 8>; + + gpio-line-names =3D + "APPS_I2C_SDA", /* GPIO_0 */ + "APPS_I2C_SCL", + "FSA_INT_N", + "USER_LED3_EN", + "SMBUS_SDA_1P8", + "SMBUS_SCL_1P8", + "2M2_3P3_EN", + "ALERT_DUAL_M2_N", + "EXP_UART_CTS", + "EXP_UART_RFR", + "EXP_UART_TX", /* GPIO_10 */ + "EXP_UART_RX", + "NC", + "NC", + "RCM_MARKER1", + "WSA0_EN", + "CAM1_RESET_N", + "CAM0_RESET_N", + "DEBUG_UART_TX", + "DEBUG_UART_RX", + "TS_I2C_SDA", /* GPIO_20 */ + "TS_I2C_SCL", + "TS_RESET_N", + "TS_INT_N", + "DISP0_RESET_N", + "DISP1_RESET_N", + "ETH_RESET", + "RCM_MARKER2", + "CAM_DC_MIPI_MUX_EN", + "CAM_DC_MIPI_MUX_SEL", + "AFC_PHY_TA_D_PLUS", /* GPIO_30 */ + "AFC_PHY_TA_D_MINUS", + "PM8008_1_IRQ", + "PM8008_1_RESET_N", + "PM8008_2_IRQ", + "PM8008_2_RESET_N", + "CAM_DC_I3C_SDA", + "CAM_DC_I3C_SCL", + "FP_INT_N", + "FP_WUHB_INT_N", + "SMB_SPMI_DATA", /* GPIO_40 */ + "SMB_SPMI_CLK", + "USB_HUB_RESET", + "FORCE_USB_BOOT", + "LRF_IRQ", + "NC", + "IMU2_INT", + "HDMI_3P3_EN", + "HDMI_RSTN", + "HDMI_1P2_EN", + "HDMI_INT", /* GPIO_50 */ + "USB1_ID", + "FP_SPI_MISO", + "FP_SPI_MOSI", + "FP_SPI_CLK", + "FP_SPI_CS_N", + "NFC_ESE_SPI_MISO", + "NFC_ESE_SPI_MOSI", + "NFC_ESE_SPI_CLK", + "NFC_ESE_SPI_CS", + "NFC_I2C_SDA", /* GPIO_60 */ + "NFC_I2C_SCLC", + "NFC_EN", + "NFC_CLK_REQ", + "HST_WLAN_EN", + "HST_BT_EN", + "HST_SW_CTRL", + "NC", + "HST_BT_UART_CTS", + "HST_BT_UART_RFR", + "HST_BT_UART_TX", /* GPIO_70 */ + "HST_BT_UART_RX", + "CAM_DC_SPI0_MISO", + "CAM_DC_SPI0_MOSI", + "CAM_DC_SPI0_CLK", + "CAM_DC_SPI0_CS_N", + "CAM_DC_SPI1_MISO", + "CAM_DC_SPI1_MOSI", + "CAM_DC_SPI1_CLK", + "CAM_DC_SPI1_CS_N", + "HALL_INT_N", /* GPIO_80 */ + "USB_PHY_PS", + "MDP_VSYNC_P", + "MDP_VSYNC_S", + "ETH_3P3_EN", + "RADAR_INT", + "NFC_DWL_REQ", + "SM_GPIO_87", + "WCD_RESET_N", + "ALSP_INT_N", + "PRESS_INT", /* GPIO_90 */ + "SAR_INT_N", + "SD_CARD_DET_N", + "NC", + "PCIE0_RESET_N", + "PCIE0_CLK_REQ_N", + "PCIE0_WAKE_N", + "PCIE1_RESET_N", + "PCIE1_CLK_REQ_N", + "PCIE1_WAKE_N", + "CAM_MCLK0", /* GPIO_100 */ + "CAM_MCLK1", + "CAM_MCLK2", + "CAM_MCLK3", + "CAM_MCLK4", + "CAM_MCLK5", + "CAM2_RESET_N", + "CCI_I2C0_SDA", + "CCI_I2C0_SCL", + "CCI_I2C1_SDA", + "CCI_I2C1_SCL", /* GPIO_110 */ + "CCI_I2C2_SDA", + "CCI_I2C2_SCL", + "CCI_I2C3_SDA", + "CCI_I2C3_SCL", + "CAM5_RESET_N", + "CAM4_RESET_N", + "CAM3_RESET_N", + "IMU1_INT", + "MAG_INT_N", + "MI2S2_I2S_SCK", /* GPIO_120 */ + "MI2S2_I2S_DAT0", + "MI2S2_I2S_WS", + "HIFI_DAC_I2S_MCLK", + "MI2S2_I2S_DAT1", + "HIFI_DAC_I2S_SCK", + "HIFI_DAC_I2S_DAT0", + "NC", + "HIFI_DAC_I2S_WS", + "HST_BT_WLAN_SLIMBUS_CLK", + "HST_BT_WLAN_SLIMBUS_DAT0", /* GPIO_130 */ + "BT_LED_EN", + "WLAN_LED_EN", + "NC", + "NC", + "NC", + "UIM2_PRESENT", + "NC", + "NC", + "NC", + "UIM1_PRESENT", /* GPIO_140 */ + "NC", + "SM_RFFE0_DATA", + "NC", + "SM_RFFE1_DATA", + "SM_MSS_GRFC4", + "SM_MSS_GRFC5", + "SM_MSS_GRFC6", + "SM_MSS_GRFC7", + "SM_RFFE4_CLK", + "SM_RFFE4_DATA", /* GPIO_150 */ + "WLAN_COEX_UART1_RX", + "WLAN_COEX_UART1_TX", + "HST_SW_CTRL", + "DSI0_STATUS", + "DSI1_STATUS", + "APPS_PBL_BOOT_SPEED_1", + "APPS_BOOT_FROM_ROM", + "APPS_PBL_BOOT_SPEED_0", + "QLINK0_REQ", + "QLINK0_EN", /* GPIO_160 */ + "QLINK0_WMSS_RESET_N", + "NC", + "NC", + "NC", + "NC", + "NC", + "NC", + "WCD_SWR_TX_CLK", + "WCD_SWR_TX_DATA0", + "WCD_SWR_TX_DATA1", /* GPIO_170 */ + "WCD_SWR_RX_CLK", + "WCD_SWR_RX_DATA0", + "WCD_SWR_RX_DATA1", + "DMIC01_CLK", + "DMIC01_DATA", + "DMIC23_CLK", + "DMIC23_DATA", + "WSA_SWR_CLK", + "WSA_SWR_DATA", + "DMIC45_CLK", /* GPIO_180 */ + "DMIC45_DATA", + "WCD_SWR_TX_DATA2", + "SENSOR_I3C_SDA", + "SENSOR_I3C_SCL", + "CAM_OIS0_I3C_SDA", + "CAM_OIS0_I3C_SCL", + "IMU_SPI_MISO", + "IMU_SPI_MOSI", + "IMU_SPI_CLK", + "IMU_SPI_CS_N", /* GPIO_190 */ + "MAG_I2C_SDA", + "MAG_I2C_SCL", + "SENSOR_I2C_SDA", + "SENSOR_I2C_SCL", + "RADAR_SPI_MISO", + "RADAR_SPI_MOSI", + "RADAR_SPI_CLK", + "RADAR_SPI_CS_N", + "HST_BLE_UART_TX", + "HST_BLE_UART_RX", /* GPIO_200 */ + "HST_WLAN_UART_TX", + "HST_WLAN_UART_RX"; }; =20 &uart2 { --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1DB95C43217 for ; Tue, 15 Nov 2022 13:32:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237801AbiKONcU (ORCPT ); Tue, 15 Nov 2022 08:32:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33128 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232736AbiKONbn (ORCPT ); Tue, 15 Nov 2022 08:31:43 -0500 Received: from mail-ej1-x632.google.com (mail-ej1-x632.google.com [IPv6:2a00:1450:4864:20::632]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CBCC8209B1 for ; Tue, 15 Nov 2022 05:31:30 -0800 (PST) Received: by mail-ej1-x632.google.com with SMTP id f18so3014732ejz.5 for ; Tue, 15 Nov 2022 05:31:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=0Fov8iE/sdW1px1P+pOp4rUXG2qai5ScCDQVqwGHb0o=; b=csl4NTIIDxeh8MyyI+Ga/ULew0VG/j57aFAtB8Mjx8NgO2yoy//AuyswpL4h/hRKXf 3gjn1bcuwulVoldABTYrOl8XxGq7Xr3L77R546yQGRykoR+4UWpv93Rh3wVcxmzMr6GS YHuw5G0aDXKKEm4P65PpUVaTmLCylxhunwi4BXOSAdlQl5VLnX66Et7MNoifRZWOiHhN e7SGHEf+fT/vYJshKcpbxpJVROcx8qA6Z3SJ7kYuySljtBQmtVbQKLuNmWGce4qZL2Ew BSCe26tX/OfGGg2gmGCAFpzM/lEXRFi0GKyTH6PKhZBQossvMc92Vh6VJdrXASMwqHeL x2fw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0Fov8iE/sdW1px1P+pOp4rUXG2qai5ScCDQVqwGHb0o=; b=1jRIR8GQqTI42qr+fp+CyQEUWg13aCyaZoyPhlVGDSl5f1mkZAWCdy0r/d02oe7BUt Bk/pGXvTeGmHuMGRQm/EwDUELhG12jYg+4wZKJbTwMHtvYF4424CkT5SGvkCo5HopRHF Xc5XMfvAdRGevS3wtn0aiS4SNfu0y+t7M4JRqGN3Z/dSeNocI1W70fg1hcsYLIlBaHYG HVTUKdwBfGpCTmAGMW19fjzzHL6NKEXwoHkXf3Fu7GaNzS57BSWyqpz9gZR79DrLtjOy KDofJHdbMLb4AFJvL/hjdtcz2XsY7PklUNm6NvL3Wa4O60JZt6KmAzYPigS+zpRR/QWS FE2w== X-Gm-Message-State: ANoB5pksQJwVEGrRl0Si5e8bReRhuTYQqvY9xA81sfbaIyjdmtvbdCb9 GIho5suHxSsbqmcNgSCP7MHemQ== X-Google-Smtp-Source: AA0mqf6/2IvtQ9tyYDU30EBz5bwd3Og7fYNxlk9thXt+BmYji4UroSU1/DeLM42jZ1SNFLkKsR0Vyw== X-Received: by 2002:a17:906:da0c:b0:78d:b43c:81be with SMTP id fi12-20020a170906da0c00b0078db43c81bemr14106931ejb.600.1668519089264; Tue, 15 Nov 2022 05:31:29 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:28 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 08/12] arm64: dts: qcom: sm8350: Remove mmxc power-domain-name Date: Tue, 15 Nov 2022 14:31:01 +0100 Message-Id: <20221115133105.980877-9-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The mmxc power-domain-name is not required, and is not used by either earlier or later SoC versions (sm8250 / sm8450). Signed-off-by: Robert Foss Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8350.dtsi | 1 - 1 file changed, 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index cbd48f248df4..805d53d91952 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -2558,7 +2558,6 @@ dispcc: clock-controller@af00000 { #power-domain-cells =3D <1>; =20 power-domains =3D <&rpmhpd SM8350_MMCX>; - power-domain-names =3D "mmcx"; }; =20 adsp: remoteproc@17300000 { --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 730D3C4332F for ; Tue, 15 Nov 2022 13:32:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238282AbiKONcZ (ORCPT ); Tue, 15 Nov 2022 08:32:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33152 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238355AbiKONbn (ORCPT ); Tue, 15 Nov 2022 08:31:43 -0500 Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 23707222A4 for ; Tue, 15 Nov 2022 05:31:32 -0800 (PST) Received: by mail-ej1-x62f.google.com with SMTP id f27so36088982eje.1 for ; Tue, 15 Nov 2022 05:31:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=FfwDIPlbn6g/Vp3SmIxPXPLOzHbC+vuNrHYet14C0Ck=; b=x0xrkUdXenOkZZpmjB/0JuYdE5gARMrNH010ik4dJ+IFMOS9sN54QYFmvFsHsp04U3 xRk+LxCdLaF7VK8Txg94yuNHJ57MGwDLaKyXV/cAE6SH/pSNiDR1H8ceTXIuSh2KejkM 71U4CyOSeY6nu8NJ05gU9un+iz5NJ9mudAFnXXJhq8N8Vp9O5jDljmbe+DdQ+QRBFVds DjFjkziqDiurdBOSDZUGpTRpgddByOjnqxMlqrOi52A59kl6JHqs5dCbhBiYKu3nz7Su dKhuWsT5QKNxD+yEzcXVp7lkqFzxirquYQN2sd5TDMk59BJ1hgGg9T9NMzKzU+/4+NxL L1/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FfwDIPlbn6g/Vp3SmIxPXPLOzHbC+vuNrHYet14C0Ck=; b=Q3xu/3DZtLqnXRb7HLsLSifkX2L4xlnto7QQbi5WR6Z6cef6D25UDrv5Ph3bSYctaj oKkdmv+Jpp8INNwkjJEisL2QpATftpopSBaA0CQKC3sh/Yx3tohoIKqbs4tdgq3Oztdg 25nTZ+4eOsJ4e/nikIInOQkZA4Kcirl315DVnmzhu9a7fsHVPdJZsUcCcFrAM61QtwfH x4kbTVkeU2OuLCE3wAKL2XyD0PjcHX28h41GScfzapVX2vcDiJHcqEeuCKAtdy3yHoFr 6GcOisZh68E0S3dYnrcKplF8fEFe0gq+dKIhNhhnI2R+jSktR/9QlEMae507Cqi5ouk4 L7BQ== X-Gm-Message-State: ANoB5pkVq2ov6muqLuPJFjCKV8/pFagtjuaYKzSlu+QlnAyIqnzNwPKE xuLPwLZncn97YwtVqLv6oTXAUw== X-Google-Smtp-Source: AA0mqf4Npav+GHwgJXcwEREEs9lPmpBoyzn/wx7d6ENqEmIeU1nRpmCsBHAjCTtN8SmiPqWIMwq42A== X-Received: by 2002:a17:906:4dd6:b0:7ad:a030:487e with SMTP id f22-20020a1709064dd600b007ada030487emr14277691ejw.508.1668519091596; Tue, 15 Nov 2022 05:31:31 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:30 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 09/12] arm64: dts: qcom: sm8350: Use 2 interconnect cells Date: Tue, 15 Nov 2022 14:31:02 +0100 Message-Id: <20221115133105.980877-10-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Use two interconnect cells in order to optionally support a path tag. Signed-off-by: Robert Foss Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8350.dtsi | 28 ++++++++++++++-------------- 1 file changed, 14 insertions(+), 14 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index 805d53d91952..434f8e8b12c1 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -1543,56 +1543,56 @@ apps_smmu: iommu@15000000 { config_noc: interconnect@1500000 { compatible =3D "qcom,sm8350-config-noc"; reg =3D <0 0x01500000 0 0xa580>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 mc_virt: interconnect@1580000 { compatible =3D "qcom,sm8350-mc-virt"; reg =3D <0 0x01580000 0 0x1000>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 system_noc: interconnect@1680000 { compatible =3D "qcom,sm8350-system-noc"; reg =3D <0 0x01680000 0 0x1c200>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 aggre1_noc: interconnect@16e0000 { compatible =3D "qcom,sm8350-aggre1-noc"; reg =3D <0 0x016e0000 0 0x1f180>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 aggre2_noc: interconnect@1700000 { compatible =3D "qcom,sm8350-aggre2-noc"; reg =3D <0 0x01700000 0 0x33000>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 mmss_noc: interconnect@1740000 { compatible =3D "qcom,sm8350-mmss-noc"; reg =3D <0 0x01740000 0 0x1f080>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 lpass_ag_noc: interconnect@3c40000 { compatible =3D "qcom,sm8350-lpass-ag-noc"; reg =3D <0 0x03c40000 0 0xf080>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 compute_noc: interconnect@a0c0000{ compatible =3D "qcom,sm8350-compute-noc"; reg =3D <0 0x0a0c0000 0 0xa180>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 @@ -1620,8 +1620,8 @@ ipa: ipa@1e40000 { clocks =3D <&rpmhcc RPMH_IPA_CLK>; clock-names =3D "core"; =20 - interconnects =3D <&aggre2_noc MASTER_IPA &mc_virt SLAVE_EBI1>, - <&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_IPA_CFG>; + interconnects =3D <&aggre2_noc MASTER_IPA 0 &mc_virt SLAVE_EBI1 0>, + <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_IPA_CFG 0>; interconnect-names =3D "memory", "config"; =20 @@ -1661,7 +1661,7 @@ mpss: remoteproc@4080000 { <&rpmhpd SM8350_MSS>; power-domain-names =3D "cx", "mss"; =20 - interconnects =3D <&mc_virt MASTER_LLCC &mc_virt SLAVE_EBI1>; + interconnects =3D <&mc_virt MASTER_LLCC &mc_virt SLAVE_EBI1 0>; =20 memory-region =3D <&pil_modem_mem>; =20 @@ -2239,7 +2239,7 @@ cdsp: remoteproc@98900000 { <&rpmhpd SM8350_MXC>; power-domain-names =3D "cx", "mxc"; =20 - interconnects =3D <&compute_noc MASTER_CDSP_PROC &mc_virt SLAVE_EBI1>; + interconnects =3D <&compute_noc MASTER_CDSP_PROC 0 &mc_virt SLAVE_EBI1 = 0>; =20 memory-region =3D <&pil_cdsp_mem>; =20 @@ -2421,14 +2421,14 @@ usb_2_ssphy: phy@88ebe00 { dc_noc: interconnect@90c0000 { compatible =3D "qcom,sm8350-dc-noc"; reg =3D <0 0x090c0000 0 0x4200>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 gem_noc: interconnect@9100000 { compatible =3D "qcom,sm8350-gem-noc"; reg =3D <0 0x09100000 0 0xb4000>; - #interconnect-cells =3D <1>; + #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 512C4C4332F for ; Tue, 15 Nov 2022 13:32:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238317AbiKONc3 (ORCPT ); Tue, 15 Nov 2022 08:32:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33194 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238211AbiKONbp (ORCPT ); Tue, 15 Nov 2022 08:31:45 -0500 Received: from mail-ej1-x636.google.com (mail-ej1-x636.google.com [IPv6:2a00:1450:4864:20::636]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B649D27B0A for ; Tue, 15 Nov 2022 05:31:35 -0800 (PST) Received: by mail-ej1-x636.google.com with SMTP id n20so15437247ejh.0 for ; Tue, 15 Nov 2022 05:31:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=qHD2OBh6kLEwPWGhP5DZG0K5YY+cgkvailhPyjxhlmE=; b=PAvyCI8aBPIYuJU9qCEqdRSvJfgXnizMD20sY3fPTGR2BlsxycliQ6wf+TRXOpVzpM uD1KbCALtS2zTpIG6M6T2aiPuCLCVCAA+9l6FmRMVo7EVJWrC2avlqr4MPVIxSP/lqA9 WBhXuR4RR0QBcsCNr8U5sPSbntAPpQfj2BUCY83HQnD53X/fd1RhaD7yuCnmdAYdF62Y eDA6XHkCNZMSm06ZN3O5lPrcxTNr8CiBGkhisVom+pClTj/CCYCAhQx/SYv3lUB2R5jO TIb/GaOZLYDuKVryN8NRCoM5TuctOkzFo28ocKGhYzfNKmNpYOsQzZxSJeg9gaBr7SQy Appw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qHD2OBh6kLEwPWGhP5DZG0K5YY+cgkvailhPyjxhlmE=; b=a94oNHB8Gwxy1wwgM1CE+TJJpMCkH9YmpC5L0I9MqVr6V86wGz2BXIyDRZk/MjuAoO K39I9UyPE+NRJXY1oFiwlG3dj3EEQd1qfC3rZN2HysDp+1WrhnJhDDKFSk+YAMbJSUqk Vxo6FOFPqgyLIB4Ici5DrU2SG/+aEpj43OQyKBQRIRSJ+ko7252+ceHY8gghvQniIzvG FOU0VxILzLlOduNyeu8Iy6LseP5oFtd8pBSwsSG/GVRgTUGBPuw0G5mWFxVzSpshPbxC QWxmDBdALCdz6pYcb5C5iw0ZtIqbXEDsG8FTxtprovH1ClFgHfhT95/tEUZwWT/8NveE 7iuQ== X-Gm-Message-State: ANoB5pm4xxkLqePI093lEn532++RVIJbEfdXyaRB/ognghvspAytNLeA E3ShZyhTv/RYkOOesRYx+Dotug== X-Google-Smtp-Source: AA0mqf6nZMcXtttESIT9HecMt93I091UuGJJk6dQ7GYebrKZq631Om4yisX50hL5bsy6ak8dzAt76g== X-Received: by 2002:a17:907:cca7:b0:7ae:3b9e:1d8a with SMTP id up39-20020a170907cca700b007ae3b9e1d8amr13193876ejc.581.1668519093952; Tue, 15 Nov 2022 05:31:33 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:33 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 10/12] arm64: dts: qcom: sm8350: Add display system nodes Date: Tue, 15 Nov 2022 14:31:03 +0100 Message-Id: <20221115133105.980877-11-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add mdss, mdss_mdp, dsi0, dsi0_phy nodes. With these nodes the display subsystem is configured to support one DSI output. Signed-off-by: Robert Foss --- arch/arm64/boot/dts/qcom/sm8350.dtsi | 197 ++++++++++++++++++++++++++- 1 file changed, 193 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index 434f8e8b12c1..5c98e5cf5ad0 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -3,6 +3,7 @@ * Copyright (c) 2020, Linaro Limited */ =20 +#include #include #include #include @@ -2536,14 +2537,201 @@ usb_2_dwc3: usb@a800000 { }; }; =20 + mdss: mdss@ae00000 { + compatible =3D "qcom,sm8350-mdss"; + reg =3D <0 0x0ae00000 0 0x1000>; + reg-names =3D "mdss"; + + interconnects =3D <&mmss_noc MASTER_MDP0 0 &mc_virt SLAVE_EBI1 0>, + <&mmss_noc MASTER_MDP1 0 &mc_virt SLAVE_EBI1 0>; + interconnect-names =3D "mdp0-mem", "mdp1-mem"; + + power-domains =3D <&dispcc MDSS_GDSC>; + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names =3D "iface", "bus", "nrt_bus", "core"; + + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + iommus =3D <&apps_smmu 0x820 0x402>; + + status =3D "disabled"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,sm8350-dpu"; + reg =3D <0 0x0ae01000 0 0x8f000>, + <0 0x0aeb0000 0 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd SM8350_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpu_intf1_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz =3D /bits/ 64 <345000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz =3D /bits/ 64 <460000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + dsi0: dsi@ae94000 { + compatible =3D "qcom,mdss-dsi-ctrl"; + reg =3D <0 0x0ae94000 0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss>; + interrupts =3D <4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&dsi0_phy 0>, + <&dsi0_phy 1>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SM8350_MMCX>; + + phys =3D <&dsi0_phy>; + phy-names =3D "dsi"; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_out: endpoint { + }; + }; + }; + }; + + dsi0_phy: phy@ae94400 { + compatible =3D "qcom,dsi-phy-5nm-8350"; + reg =3D <0 0x0ae94400 0 0x200>, + <0 0x0ae94600 0 0x280>, + <0 0x0ae94900 0 0x260>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + status =3D "disabled"; + + dsi_opp_table: dsi-opp-table { + compatible =3D "operating-points-v2"; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + }; + dispcc: clock-controller@af00000 { compatible =3D "qcom,sm8350-dispcc"; reg =3D <0 0x0af00000 0 0x10000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, - <0>, - <0>, - <0>, - <0>, + <&dsi0_phy 0>, <&dsi0_phy 1>, + <0>, <0>, <0>, <0>; clock-names =3D "bi_tcxo", @@ -2558,6 +2746,7 @@ dispcc: clock-controller@af00000 { #power-domain-cells =3D <1>; =20 power-domains =3D <&rpmhpd SM8350_MMCX>; + required-opps =3D <&rpmhpd_opp_turbo>; }; =20 adsp: remoteproc@17300000 { --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4DFC1C433FE for ; Tue, 15 Nov 2022 13:32:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230249AbiKONcc (ORCPT ); Tue, 15 Nov 2022 08:32:32 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33002 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238384AbiKONbu (ORCPT ); Tue, 15 Nov 2022 08:31:50 -0500 Received: from mail-ed1-x530.google.com (mail-ed1-x530.google.com [IPv6:2a00:1450:4864:20::530]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 866A329C82 for ; Tue, 15 Nov 2022 05:31:37 -0800 (PST) Received: by mail-ed1-x530.google.com with SMTP id u24so21816040edd.13 for ; Tue, 15 Nov 2022 05:31:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=cCi/ES9FuqiQm+KWnSYhmAQtDDx+gMJGxqOaQjv7UIk=; b=Wzx8DYBHXIYeswZwDCSF56PUk7V4nUuegWHM7Fy6L+Mg6b4kHm8LTHxaeNZEJMoA/i dzCxvPoOj7o8hhckG6o7DbOmNuZ61dazbyjTHKsXFh0Aqi4g33YZRH0uXNgYacvfIWr7 NHdFsxnUyE5PZ6Jscp+azDvCoZZkalOuZC5C7QdYPVJAI5nZHMs+A4M+lUrH17UpkfHZ 62UFl4cRGDB9vMH+ULMSCIs+He7M3K/OQ4qPSHBo/qziRcuXxI1LPC46dnuHHD3x4exP 0lWJ7xY9ASWgL/r9a2P8cOPxycPcI98RxyMAI0ejbAGex4DBC163JVxGwuBHgv1Vgfbk UzOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cCi/ES9FuqiQm+KWnSYhmAQtDDx+gMJGxqOaQjv7UIk=; b=avQMQ8gi5W3VXt3MTfVv1xMB6VwsZM7RsedvEdqKWEdxVHhU9/ejtRw+xz5EyUAfxt gEzUx9bXCA/y5/ngzcOyLCbr6UGyGh3O0t58guPkQzsW189nQhO+cGUvJJ2AmmjxA8J6 WfsoW6tL3yf2ZLrXUJfmV68Hn3jyA7Jyiof1sZod/qI6glKFt/nbw2cLYQ3QCmquMa+T ecePYIHyxd5pc8mCl9tZmPD8jx5sZmPQ4WnHUSNtkQN881LxzHLTIvdveiwRpWFh/zDn GPCZzB8+uoVwzCmEw14FplBtTpi/zt2SUVIu/B1Vnvl7jdi9hy3rKV6bDpExazxYNDnr 0kgw== X-Gm-Message-State: ANoB5plx781YGPCbceOEn9pIqMpzdkmEAGKzcfMXr/1rMXbn0HOQWLiP 0TB/gJnH5eZT5PMgILnhSI/T5Q== X-Google-Smtp-Source: AA0mqf7bl80L9QHfvrgMQcRIUQbJ3AxQoxSjPv/3VC37LXF/mTDNhPsQrYKvsB8QW8ZSzZywGnLJ+g== X-Received: by 2002:aa7:d799:0:b0:461:6f87:20bb with SMTP id s25-20020aa7d799000000b004616f8720bbmr14959954edq.300.1668519096017; Tue, 15 Nov 2022 05:31:36 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:35 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 11/12] arm64: dts: qcom: sm8350-hdk: Enable display & dsi nodes Date: Tue, 15 Nov 2022 14:31:04 +0100 Message-Id: <20221115133105.980877-12-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Enable the display subsystem and the dsi0 output for the sm8350-hdk board. Signed-off-by: Robert Foss --- arch/arm64/boot/dts/qcom/sm8350-hdk.dts | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8350-hdk.dts index e6deb08c6da0..39462c659c58 100644 --- a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts @@ -213,10 +213,32 @@ &cdsp { firmware-name =3D "qcom/sm8350/cdsp.mbn"; }; =20 +&dispcc { + status =3D "okay"; +}; + +&dsi0 { + vdda-supply =3D <&vreg_l6b_1p2>; + status =3D "okay"; +}; + +&dsi0_phy { + vdds-supply =3D <&vreg_l5b_0p88>; + status =3D "okay"; +}; + &gpi_dma1 { status =3D "okay"; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_mdp { + status =3D "okay"; +}; + &mpss { status =3D "okay"; firmware-name =3D "qcom/sm8350/modem.mbn"; --=20 2.34.1 From nobody Mon Apr 13 17:09:03 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7B60CC4332F for ; Tue, 15 Nov 2022 13:32:39 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238356AbiKONci (ORCPT ); Tue, 15 Nov 2022 08:32:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33626 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238416AbiKONcA (ORCPT ); Tue, 15 Nov 2022 08:32:00 -0500 Received: from mail-ed1-x52a.google.com (mail-ed1-x52a.google.com [IPv6:2a00:1450:4864:20::52a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7C427186C6 for ; Tue, 15 Nov 2022 05:31:39 -0800 (PST) Received: by mail-ed1-x52a.google.com with SMTP id u24so21816185edd.13 for ; Tue, 15 Nov 2022 05:31:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=bEH3pnZJvLD0zwCY2qegZFliLhqKwSFLXksz2qDwd0o=; b=D1x/wqV19k5fv0n4vUXYFw/LTQ7LoSF4atWm1OLscqT19XXHPCtwy5apBGGsui5LsW ONxmoz0Y+LS1tcQlEG1vvwrYgZVifLVxLQuzg+aoo3PJZqSpvhVEfy/m1O2imwdkGFx1 jRhwsJa9cdgQvXQgq7G8Itf10juByxY0zakg+3vHvEgAD3+Jt3bqk+dJv7mfSI9da74i m0uzywY3N2KBpIVKo1TMx6ewTqIS+pJdG+E6JSgqvzDedqyGGKvFUtq+N3pxZPtmCYjD CG0kv1g94J1EgIz00W3PbvJuHTaDrSLQ6z/mG3VJYcTQxQqWBqDDBO93TOyvsJeh3oqj Hyug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bEH3pnZJvLD0zwCY2qegZFliLhqKwSFLXksz2qDwd0o=; b=wCjAstDhIWZCcQZsfqkx5n2ml7cf6/DWm1CzIa1Z8E98ydPW7KuLsCMHaHJ5fM2TAH JxtFdIK/X4ZVGi0temgwHeg/ckQwTY+grcVfOD1wZv5XE75z4vnETGKNvGWCZn37y4+b D47pm0ujbssHLKxcCugt2fAcsvK3pQ2ToOh3Q+3vhV9Jypp1DpR/wExcePxd7zoKEY3q pTfgESh/GJ8deGTfzeMBzdNZHaN5ycp/m0uszCIoRHetJg6ioarSebJMR/c+iHGjRpaB h1ckJ6xa25ShSn10L4XRaYqwpez9r73FaKobayLbhIrjkJcZ3RVdHdcr+NGnPgWSnEEg 6gtg== X-Gm-Message-State: ANoB5pliho9cfLWbBMgZmS9MLaEAM1bhQnBFJPUDngJzxvlxvN8JDW7s glVBi/8pZFiXircI/SUhfYXEWg== X-Google-Smtp-Source: AA0mqf6wssygtYCaiLkY+W5Y5DsDe7rFjCkjG59o0CmzJRKJWKaOjsvLitTNFYRUH8YfNcIJBXWKBQ== X-Received: by 2002:aa7:d5d4:0:b0:458:e00e:5a85 with SMTP id d20-20020aa7d5d4000000b00458e00e5a85mr15228307eds.171.1668519098302; Tue, 15 Nov 2022 05:31:38 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id q22-20020aa7d456000000b004618f2127d2sm6162176edr.57.2022.11.15.05.31.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 05:31:37 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, quic_khsieh@quicinc.com, quic_vpolimer@quicinc.com, vkoul@kernel.org, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 12/12] arm64: dts: qcom: sm8350-hdk: Enable lt9611uxc dsi-hdmi bridge Date: Tue, 15 Nov 2022 14:31:05 +0100 Message-Id: <20221115133105.980877-13-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org> References: <20221115133105.980877-1-robert.foss@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The sm8350-hdk ships with the LT9611 UXC DSI/HDMI bridge chip. In order to toggle the board to enable the HDMI output, switch #7 & #8 on the rightmost multi-switch package have to be toggled to On. Signed-off-by: Robert Foss --- arch/arm64/boot/dts/qcom/sm8350-hdk.dts | 105 ++++++++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8350-hdk.dts index 39462c659c58..3aa4ca8271e5 100644 --- a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts @@ -20,6 +20,17 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + hdmi-connector { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi_con: endpoint { + remote-endpoint =3D <<9611_out>; + }; + }; + }; + vph_pwr: vph-pwr-regulator { compatible =3D "regulator-fixed"; regulator-name =3D "vph_pwr"; @@ -29,6 +40,31 @@ vph_pwr: vph-pwr-regulator { regulator-always-on; regulator-boot-on; }; + + lt9611_1v2: lt9611-1v2-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "LT9611_1V2"; + + vin-supply =3D <&vph_pwr>; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + gpio =3D <&tlmm 49 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-boot-on; + }; + + lt9611_3v3: lt9611-3v3-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "LT9611_3V3"; + + vin-supply =3D <&vreg_bob>; + gpio =3D <&tlmm 47 GPIO_ACTIVE_HIGH>; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + enable-active-high; + regulator-boot-on; + regulator-always-on; + }; }; =20 &adsp { @@ -220,6 +256,15 @@ &dispcc { &dsi0 { vdda-supply =3D <&vreg_l6b_1p2>; status =3D "okay"; + + ports { + port@1 { + endpoint { + remote-endpoint =3D <<9611_a>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; }; =20 &dsi0_phy { @@ -231,6 +276,46 @@ &gpi_dma1 { status =3D "okay"; }; =20 +&i2c15 { + clock-frequency =3D <400000>; + status =3D "okay"; + + lt9611_codec: hdmi-bridge@2b { + compatible =3D "lontium,lt9611uxc"; + reg =3D <0x2b>; + + interrupts-extended =3D <&tlmm 50 IRQ_TYPE_EDGE_FALLING>; + reset-gpios =3D <&tlmm 48 GPIO_ACTIVE_HIGH>; + + vdd-supply =3D <<9611_1v2>; + vcc-supply =3D <<9611_3v3>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <<9611_state>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + lt9611_a: endpoint { + remote-endpoint =3D <&dsi0_out>; + }; + }; + + port@2 { + reg =3D <2>; + + lt9611_out: endpoint { + remote-endpoint =3D <&hdmi_con>; + }; + }; + }; + }; +}; + &mdss { status =3D "okay"; }; @@ -248,6 +333,10 @@ &qupv3_id_0 { status =3D "okay"; }; =20 +&qupv3_id_2 { + status =3D "okay"; +}; + &slpi { status =3D "okay"; firmware-name =3D "qcom/sm8350/slpi.mbn"; @@ -544,4 +633,20 @@ usb_hub_enabled_state: usb-hub-enabled-state { drive-strength =3D <2>; output-low; }; + + lt9611_state: lt9611-state { + lt9611_rst_pin { + pins =3D "gpio48"; + function =3D "normal"; + + output-high; + input-disable; + }; + + lt9611_irq_pin { + pins =3D "gpio50"; + function =3D "gpio"; + bias-disable; + }; + }; }; --=20 2.34.1