From nobody Sat Sep 21 11:41:37 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6C148C38A02 for ; Mon, 31 Oct 2022 09:34:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230289AbiJaJec (ORCPT ); Mon, 31 Oct 2022 05:34:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230104AbiJaJeZ (ORCPT ); Mon, 31 Oct 2022 05:34:25 -0400 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 856B8DE2 for ; Mon, 31 Oct 2022 02:34:23 -0700 (PDT) Received: by mail-wr1-x42d.google.com with SMTP id bk15so15052361wrb.13 for ; Mon, 31 Oct 2022 02:34:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pIOCfVMQhu6G9ENJOqDHIKDLMubngYMP9+O2JUUOSo0=; b=zFXkxtX1PFkSjJelo7kyZc/Zq+XsOPZRH2RbVLitW3lM+AzsMjRLK32yQpgYQEJhbU mSPbA2fFm48bLL6Xl0/C+HO8q04EJLWrORrFVCkgADHxq7FAXWLtZVuMFoOfSGmSdwQ2 5sQPEt7d9F2biobOm5RSqIB9tfFzaIkFoVq9WcvY+LBWYdLyDKsLQDNBwUc7xUESxhJ6 m1BeT6H6mWqP6LjFb5T2LlhVzwfKtSfPDyexYKk6vYauObhiW1dm0/cDFwVsjGKCl1/s OZoOhR6tMagY2e+6LQP29qPSkUohw8V8x6hqQZ0wj9PlR6RR81p8v5HZPoT4HWk0+wsK mZuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pIOCfVMQhu6G9ENJOqDHIKDLMubngYMP9+O2JUUOSo0=; b=xRZqJql8EBGIGbKHQ9HrbB4PuH/BgqwNv8LUOXdVnvkVowFQYrgozKhh3U34eE/8RM eehf2LO09iZ9Wo8k5P+JQ/9L3Yfb1FI3xYE///NCxXlZPPdlM+U0a7KzkHpI60H/999x S1F9zbFhYUypL+OeNnJ8oto4uKq5k+tGXBGocq3M6VnS9tM68DaeZdBaoJfAyH0z0tih WbnB1zGIfHzSd9XbnrL+rnCi9FOnKKG3PDCYndpzbQ+m4ysOJBmA+WEsvOeF2tdqQQeu WBTw6VJkRAvp02+VovwGC9ZwtFPnwyHIIx31Gia+231L5VJ0FIbHD+emcKF3HZuPJpBo wxzg== X-Gm-Message-State: ACrzQf1EyTDNnwfekKk8gPXhHbnACo8biBESi/k4SRBk24xMyYQEKNA0 2Zq+JtJDlcChKmo8xRR8dfY1Qw== X-Google-Smtp-Source: AMsMyM7tkQKYDQjctrHNYNq3vnQkCiYI/lOahkZoAzSGPvKC6fMPx4CkMjAjTgXl+jOuHxq4Yl2aUA== X-Received: by 2002:a5d:6901:0:b0:22f:b097:7de6 with SMTP id t1-20020a5d6901000000b0022fb0977de6mr7625253wru.373.1667208861911; Mon, 31 Oct 2022 02:34:21 -0700 (PDT) Received: from fadwachiby.lan ([2001:861:3104:1980:6db3:63f:b30d:9361]) by smtp.gmail.com with ESMTPSA id t16-20020adff610000000b0023538fb27c1sm6547566wrp.85.2022.10.31.02.34.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 02:34:21 -0700 (PDT) From: fchiby@baylibre.com To: Rob Herring , Krzysztof Kozlowski , Matthias Brugger , AngeloGioacchino Del Regno , Johnson Wang , "Zhiyong . Tao" Cc: Fabien Parent , Fadwa CHIBY , Rob Herring , Sen Chu , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 1/3] dt-bindings: soc: mediatek: pwrap: add MT8365 SoC bindings Date: Mon, 31 Oct 2022 10:33:56 +0100 Message-Id: <20221031093401.22916-2-fchiby@baylibre.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221031093401.22916-1-fchiby@baylibre.com> References: <20221031093401.22916-1-fchiby@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Fabien Parent Add pwrap binding documentation for Signed-off-by: Fabien Parent Signed-off-by: Fadwa CHIBY Acked-by: Rob Herring Reviewed-by: AngeloGioacchino Del Regno --- Documentation/devicetree/bindings/soc/mediatek/pwrap.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt b/Doc= umentation/devicetree/bindings/soc/mediatek/pwrap.txt index d24e2bc444be..12e4b4260b40 100644 --- a/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt +++ b/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt @@ -30,6 +30,7 @@ Required properties in pwrap device node. "mediatek,mt8186-pwrap" for MT8186 SoCs "mediatek,mt8188-pwrap", "mediatek,mt8195-pwrap" for MT8188 SoCs "mediatek,mt8195-pwrap" for MT8195 SoCs + "mediatek,mt8365-pwrap" for MT8365 SoCs "mediatek,mt8516-pwrap" for MT8516 SoCs - interrupts: IRQ for pwrap in SOC - reg-names: "pwrap" is required; "pwrap-bridge" is optional. @@ -39,6 +40,8 @@ Required properties in pwrap device node. - clock-names: Must include the following entries: "spi": SPI bus clock "wrap": Main module clock + "sys": Optional system module clock + "tmr": Optional timer module clock - clocks: Must contain an entry for each entry in clock-names. =20 Optional properities: --=20 2.25.1